FUJITSU SEMICONDUCTOR

CONTROLLER MANUAL

F²MC-16LX 16-BIT MICROCONTROLLER MB90560/565 Series HARDWARE MANUAL



F²MC-16LX 16-BIT MICROCONTROLLER MB90560/565 Series HARDWARE MANUAL

PREFACE

■ Objectives and Intended Reader

Thank you for purchasing Fujitsu semiconductor products.

The MB90560/565 series was developed as a group of general-purpose models in the F²MC-16 LX series, which is a family of original 16-bit single-chip microcontrollers that can be used for application specific IC (ASIC).

This manual is intended for engineers who design products using the MB90560/565 series of microcontrollers. The manual describes the functions and operation of the MB90560/565 series.

■ Trademarks

F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

Other system and product names mentioned herein are trademarks of their respective owners.

The symbols [™] and ® are sometimes omitted in the text.

Organization of This Manual

This manual consists of the following 20 chapters:

CHAPTER 1 "OVERVIEW"

This chapter describes the features of the MB90560/565 series.

CHAPTER 2 "CPU"

This chapter describes the functions and operations of the CPU of the MB90560/565 series.

CHAPTER 3 "RESETS"

This chapter describes resets for the MB90560/565 series.

CHAPTER 4 "CLOCKS"

This chapter describes the clocks used by MB90560/565-series.

CHAPTER 5 "LOW POWER CONSUMPTION MODE"

This chapter describes the low power consumption mode of MB90560/565 series.

CHAPTER 6 "INTERRUPTS"

This chapter explains the interrupts and extended intelligent I/O service (EI²OS) in the MB905605/565 series.

CHAPTER 7 "SETTING A MODE"

This chapter describes the operating modes of the MB90560/565 series.

CHAPTER 8 "I/O PORTS"

This chapter describes the functions and operations of the I/O ports.

CHAPTER 9 "TIMEBASE TIMER"

This chapter describes the functions and operation of the timebase timer.

CHAPTER 10 "WATCHDOG TIMER"

This chapter describes the functions and operation of the watchdog timer.

CHAPTER 11 "16-BIT RELOAD TIMER"

The chapter describes the functions and operation of the 16-bit reload timer.

CHAPTER 12 "MULTIFUNCTIONAL TIMERS"

This chapter describes the operations of the multifunctional timers of MB90560/565 series.

CHAPTER 13 "UART"

This chapter explains the functions and operation of UART.

CHAPTER 14 "DTP/EXTERNAL INTERRUPT CIRCUIT"

This chapter describes the functions and operation of the DTP/external interrupt circuit.

CHAPTER 15 "DELAYED INTERRUPT GENERATOR MODULE"

This chapter describes the functions and operation of the MB90560/565 series delayed interrupt generator module.

CHAPTER 16 "8/10-BIT A/D CONVERTER"

This chapter describes the functions and operation of the 8/10-bit A/D converter.

CHAPTER 17 "ADDRESS MATCH DETECTION FUNCTION"

This chapter describes the address match detection function and operation of the MB90560/565 series.

CHAPTER 18 "ROM MIRRORING FUNCTION SELECTION MODULE"

This chapter describes the function and operation of the MB90560/565 series ROM mirroring function selection module.

CHAPTER 19 "512K BIT FLASH MEMORY"

This chapter describes the functions and operations of the 512K-bit (64KB) flash memory of the MB90560/565 series.

CHAPTER 20 "1M-BIT (128KB) FLASH MEMORY"

This chapter describes the functions and operations of the 1M-bit (128KB) flash memory of the MB90F568.

CHAPTER 21 "EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION"

This chapter provides examples of serial programming connection with the AF220/AF210/AF120/AF110 flash microcomputer programmer manufactured by YDC Corporation.

APPENDIX

The appendix provides I/O maps and outlines instructions.

- The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
- The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.
- The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
 - Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
- Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

CONTENTS

| CHAP | TER 1 OVERVIEW | |
|------|---|----|
| 1.1 | Features | 2 |
| 1.2 | Product Lineup | 5 |
| 1.3 | Block Diagram | 8 |
| 1.4 | Pin Assignments | 9 |
| 1.5 | Package Dimensions | 12 |
| 1.6 | Pin Functions | 15 |
| 1.7 | I/O Circuit Types | 20 |
| 1.8 | Notes on Handling Devices | 22 |
| СНАР | TER 2 CPU | 27 |
| 2.1 | CPU | 28 |
| 2.2 | Memory Space | 30 |
| 2.3 | Memory Maps | 33 |
| 2.4 | Addressing | 35 |
| 2.4 | 4.1 Address Specification by Linear Addressing | 36 |
| 2.4 | 4.2 Address Specification by Bank Addressing | 37 |
| 2.5 | Memory Location of Multibyte Data | 39 |
| 2.6 | Registers | 41 |
| 2.7 | Dedicated Registers | 42 |
| 2.7 | () | |
| 2.7 | 7.2 Stack Pointers (USP, SSP) | 47 |
| 2.7 | 7.3 Processor Status (PS) | 49 |
| 2.7 | 7.4 Condition Code Register (PS: CCR) | 50 |
| 2.7 | 5 | |
| 2.7 | 7.6 Interrupt Level Mask Register (PS: ILM) | 53 |
| 2.7 | 9 () | |
| 2.7 | | |
| 2.7 | | |
| 2.8 | General-Purpose Registers | |
| 2.9 | Prefix Codes | |
| 2.9 | , , , , , | |
| 2.9 | • , | |
| 2.9 | 3 3 11 () | |
| 2.9 | | |
| 2.9 | 9.5 Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction | 66 |
| СНАР | TER 3 RESETS | 69 |
| 3.1 | Resets | 70 |
| 3.2 | Reset Causes and Oscillation Stabilization Wait Intervals | 72 |
| 3.3 | External Reset Pin | 74 |
| 3.4 | Reset Operation | 75 |
| 3.5 | Reset Cause Bits | 77 |
| 3.6 | Status of Pins in a Reset | 80 |

| CHAP | PTER 4 CLOCKS | 81 |
|-------------|---|-----|
| 4.1 | Clocks | 82 |
| 4.2 | Block Diagram of the Clock Generation Block | 84 |
| 4.3 | Clock Selection Register (CKSCR) | 86 |
| 4.4 | Clock Mode | |
| 4.5 | Oscillation Stabilization Wait Interval | 90 |
| 4.6 | Connection of an Oscillator or an External Clock to the Microcontroller | 91 |
| СНАР | PTER 5 LOW POWER CONSUMPTION MODE | 93 |
| 5.1 | Low Power Consumption Mode | 94 |
| 5.2 | Block Diagram of the Low Power Consumption Control Circuit | |
| 5.3 | Low Power Consumption Mode Control Register (LPMCR) | |
| 5.4 | CPU Intermittent Operation Mode | 101 |
| 5.5 | Standby Mode | |
| 5.5 | 5.1 Sleep Mode | 103 |
| 5.5 | 5.2 Timebase Timer Mode | 105 |
| 5.5 | ' | |
| 5.6 | Status Change Diagram | |
| 5.7 | Status of Pins in Standby Mode and during Hold and Reset | |
| 5.8 | Usage Notes on Low Power Consumption Mode | 111 |
| СНАР | PTER 6 INTERRUPTS | 113 |
| 6.1 | Interrupts | 114 |
| 6.2 | Interrupt Causes and Interrupt Vectors | 116 |
| 6.3 | Interrupt Control Registers (ICR) and Peripheral Functions (Resource) | |
| 6.3 | 7 | |
| 6.3 | 3.2 Interrupt Control Register (ICR) Functions | 124 |
| 6.4 | Hardware Interrupts | 127 |
| 6.4 | ' | |
| 6.4 | 4.2 Processing for Interrupt Operation | 132 |
| 6.4 | 4.3 Procedure for Using Hardware Interrupts | 133 |
| 6.4 | 4.4 Multiple Interrupts | |
| 6.4 | 4.5 Hardware Interrupt Processing Time | 137 |
| 6.5 | Software Interrupts | |
| 6.6 | Interrupt of Extended Intelligent I/O Service (EI ² OS) | |
| 6.6 | 3 | |
| 6.6 | 6.2 Registers of the Extended Intelligent I/O Service (EI ² OS) Descriptor (ISD) | |
| 6.6 | • | |
| 6.6 | 6.4 Procedure for Using the Extended Intelligent I/O Service (EI ² OS) | |
| 6.6 | 6.5 Processing Time of the Extended Intelligent I/O Service (EI ² OS) | 150 |
| 6.7 | Exception Processing Interrupt | |
| 6.8 | Stack Operations for Interrupt Processing | |
| 6.9 | Sample Programs for Interrupt Processing | 156 |
| СНАР | PTER 7 SETTING A MODE | 159 |
| 7.1 | Setting a Mode | |
| 7.2 | Mode Pins (MD2 to MD0) | |
| 7.3 | Mode Data Register | |

| 8.1 Overview of I/O Ports 168 8.2 Registers for I/O ports 168 8.3 Port 0 169 8.3.1 Port 0 Registers (PDRO, DDRO, and RDRO) 171 8.3.2 Operation of Port 0 173 8.4 Port 1 175 8.4.1 Port 1 Registers (PDR1, DDR1, and RDR1) 177 8.5 Port 2 183 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 206 8.8.1 Port 6 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 Registers (PDR6 and DDR6) 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 <th>CHAP</th> <th>TER 8</th> <th> 165</th> | CHAP | TER 8 | 165 |
|--|-------|---|-----|
| 8.3 Port 0 8.3.1 Port 0 Registers (PDR0, DDR0, and RDR0) 8.3.1 Port 0 Registers (PDR0, DDR0, and RDR0) 171 8.4 Port 1 8.4.2 Port 1 Registers (PDR1, DDR1, and RDR1) 175 8.4.1 Port 1 Registers (PDR1, DDR1, and RDR1) 177 8.4.2 Operation of Port 1 179 8.5 Port 2 181 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6 Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 187 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 187 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 189 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 188 8.8.2 Operation of Port 5 189 8.8.2 Operation of Port 5 189 8.8.2 Operation of Port 6 189 8.9 Port 6 190 8.9 | 8.1 | Overview of I/O Ports | 166 |
| 8.3.1 Port 0 Registers (PDR0, DDR0, and RDR0) | 8.2 | Registers for I/O ports | 168 |
| 8.3.2 Operation of Port 0 | 8.3 | Port 0 | |
| 8.4 Port 1 175 8.4.1 Port 1 Registers (PDR1, DDR1, and RDR1) 177 8.4.2 Operation of Port 1 179 8.5 Port 2 181 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6. Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 193 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 6 200 8.9.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 221 | 8.3 | .1 Port 0 Registers (PDR0, DDR0, and RDR0) | 171 |
| 8.4.1 Port 1 Registers (PDR1, DDR1, and RDR1) 177 8.4.2 Operation of Port 1 179 8.5 Port 2 181 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6 Port 3 188 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 193 8.7.2 Operation of Port 4 193 8.8.1 Port 5 Registers (PDR4 and DDR4) 193 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 206 8.9.1 Port 6 Registers (PDR6 and DDR6) 202 8.9.2 Operation of Port 6 205 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 214 9.4 Timebase Timer C | 8.3 | .2 Operation of Port 0 | 173 |
| 8.4.2 Operation of Port 1 179 8.5 Port 2 181 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6 Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 16 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 216 9.7 Sample Program for the Watchdog Timer 222 10.1 Overview of the Watchdog Timer 224 | 8.4 | Port 1 | 175 |
| 8.5 Port 2 181 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Stimer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program <t< td=""><td>8.4</td><td>.1 Port 1 Registers (PDR1, DDR1, and RDR1)</td><td> 177</td></t<> | 8.4 | .1 Port 1 Registers (PDR1, DDR1, and RDR1) | 177 |
| 8.5.1 Port 2 Registers (PDR2 and DDR2) 183 8.5.2 Operation of Port 2 184 8.6 Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 188 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 Registers (PDR6 and DDR6) 204 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Interrupts 214 9.4 Timebase Timer Interrupts 214 9.6 Usage Notes on the Timebase Timer 227 9.7 Sample Program for | 8.4 | .2 Operation of Port 1 | 179 |
| 8.5.2 Operation of Port 2 184 8.6 Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 10.1 Overview of the Watchdog Timer 222 10.3 Watchdog Timer Control Register (WDTC) 227 | 8.5 | Port 2 | 181 |
| 8.6. Port 3 186 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9.1 Port 6 Registers (PDR6 and DDR6) 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer 220 9.7 Sample Program for the Watchdog Timer 224 10.1 Overview of the Watchdog Timer 225 10.2 Configuration of the Watchdog Timer | 8.5 | .1 Port 2 Registers (PDR2 and DDR2) | 183 |
| 8.6.1 Port 3 Registers (PDR3 and DDR3) 188 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Vatchdog Timer 224 10.2 Configura | 8.5 | .2 Operation of Port 2 | 184 |
| 8.6.2 Operation of Port 3 189 8.7 Port 4 191 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 221 10.1 Overview of the Watchdog Timer 222 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer< | 8.6 | Port 3 | 186 |
| 8.7 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9.1 Port 6 Registers (PDR6 and DDR6) 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.2 Configuration of the Timebase Timer 212 9.5 Operation of the Timebase Timer 214 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 221 9.7 Sample Program for the Timebase Timer Program 221 10.1 Overview of the Watchdog Timer 222 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdo | 8.6 | .1 Port 3 Registers (PDR3 and DDR3) | 188 |
| 8.7.1 Port 4 Registers (PDR4 and DDR4) 193 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 | 8.6 | .2 Operation of Port 3 | 189 |
| 8.7.2 Operation of Port 4 194 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 221 9.7 Sample Program for the Timebase Timer Program 221 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 | 8.7 | Port 4 | 191 |
| 8.8 Port 5 196 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 221 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 233 10.5 Usage Notes on the Watchdog Timer 233 | 8.7 | .1 Port 4 Registers (PDR4 and DDR4) | 193 |
| 8.8.1 Port 5 Registers (PDR5, DDR5, and ADER) 198 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 10.6 Sample Program for the Watchdog Timer 232 10.6 Sample Program for the Watchdog Timer 232 11.1 Overview of the 16-Bit Reload Timer 233 11.2 Configuration of the 16-Bit Reloa | 8.7 | .2 Operation of Port 4 | 194 |
| 8.8.2 Operation of Port 5 200 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 <td>8.8</td> <td>Port 5</td> <td> 196</td> | 8.8 | Port 5 | 196 |
| 8.9 Port 6 202 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 10.5 Usage Notes on the Watchdog Timer 232 10.6 Sample Program for the Watchdog Timer 232 10.6 Sample Progra | 8.8 | .1 Port 5 Registers (PDR5, DDR5, and ADER) | 198 |
| 8.9.1 Port 6 Registers (PDR6 and DDR6) 204 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 | 8.8 | .2 Operation of Port 5 | 200 |
| 8.9.2 Operation of Port 6 205 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 8.9 | Port 6 | 202 |
| 8.10 Sample I/O Port Program 207 CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 229 10.5 Sample Program for the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 8.9 | .1 Port 6 Registers (PDR6 and DDR6) | 204 |
| CHAPTER 9 TIMEBASE TIMER 209 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 8.9 | .2 Operation of Port 6 | 205 |
| 9.1 Overview of the Timebase Timer 210 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer Program 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 8.10 | Sample I/O Port Program | 207 |
| 9.2 Configuration of the Timebase Timer 212 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | CHAP | TER 9 TIMEBASE TIMER | 209 |
| 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.1 | Overview of the Timebase Timer | 210 |
| 9.3 Timebase Timer Control Register (TBTC) 214 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.2 | Configuration of the Timebase Timer | 212 |
| 9.4 Timebase Timer Interrupts 216 9.5 Operation of the Timebase Timer 217 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.3 | - | |
| 9.6 Usage Notes on the Timebase Timer 220 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.4 | ÷ , , , | |
| 9.7 Sample Program for the Timebase Timer Program 221 CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.5 | Operation of the Timebase Timer | 217 |
| CHAPTER 10 WATCHDOG TIMER 223 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.6 | Usage Notes on the Timebase Timer | 220 |
| 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | 9.7 | Sample Program for the Timebase Timer Program | 221 |
| 10.1 Overview of the Watchdog Timer 224 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | CHAP | TER 10 WATCHDOG TIMER | 223 |
| 10.2 Configuration of the Watchdog Timer 225 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | | | |
| 10.3 Watchdog Timer Control Register (WDTC) 227 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-Bit ReLOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | | - | |
| 10.4 Operation of the Watchdog Timer 229 10.5 Usage Notes on the Watchdog Timer 231 10.6 Sample Program for the Watchdog Timer 232 CHAPTER 11 16-BIT RELOAD TIMER 233 11.1 Overview of the 16-Bit Reload Timer 234 11.2 Configuration of the 16-Bit Reload Timer 237 11.3 16-Bit Reload Timer Pins 239 | _ | · · · · · · · · · · · · · · · · · · · | |
| 10.5 Usage Notes on the Watchdog Timer | | | |
| 10.6 Sample Program for the Watchdog Timer | _ | • | |
| 11.1 Overview of the 16-Bit Reload Timer23411.2 Configuration of the 16-Bit Reload Timer23711.3 16-Bit Reload Timer Pins239 | | | |
| 11.1 Overview of the 16-Bit Reload Timer23411.2 Configuration of the 16-Bit Reload Timer23711.3 16-Bit Reload Timer Pins239 | CHAD. | TER 11 16-RIT REI OAD TIMER | 223 |
| 11.2 Configuration of the 16-Bit Reload Timer23711.3 16-Bit Reload Timer Pins239 | | | |
| 11.3 16-Bit Reload Timer Pins | | | |
| | | · · | |
| | | | |

| | 11.4.1 Timer Control Status Register, High Part (TMCSR0/ TMCSR1: H) | . 241 |
|---|---|-------|
| | 11.4.2 Timer Control Ctatus Register, Low Part (TMCSR0/TMCSR1: L) | . 243 |
| | 11.4.3 16-bit Timer Register (TMR0/TMR1) | . 245 |
| | 11.4.4 16-bit Reload Register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) | . 246 |
| | 11.5 16-Bit Reload Timer Interrupts | . 247 |
| | 11.6 Operation of the 16-Bit Reload Timer | . 248 |
| | 11.6.1 Internal Clock Mode (Reload Mode) | . 250 |
| | 11.6.2 Internal Clock Mode (Single-shot Mode) | . 252 |
| | 11.6.3 Event Count Mode | . 254 |
| | 11.7 Usage Notes on the 16-Bit Reload Timer | . 256 |
| | 11.8 Sample Programs for the 16-Bit Reload Timer | . 257 |
| | | |
| C | HAPTER 12 MULTIFUNCTIONAL TIMERS | 261 |
| | 12.1 Overview of Multifunctional Timers | . 262 |
| | 12.2 Configuration of Multifunctional Timers | . 265 |
| | 12.3 Multifunctional Timer Registers | . 268 |
| | 12.3.1 16-bit Free-Running Timer Register | . 270 |
| | 12.3.2 Output Compare Registers | . 276 |
| | 12.3.3 Input Capture Registers | . 281 |
| | 12.3.4 8/16-bit PPG Timer Registers | . 286 |
| | 12.3.5 Waveform Generator Registers | . 292 |
| | 12.4 Operation of Multifunctional Timers | . 297 |
| | 12.4.1 16-Bit Free-Running Timer | . 298 |
| | 12.4.2 Output Compare | . 301 |
| | 12.4.3 Input Capture | . 304 |
| | 12.4.4 8/16-Bit PPG Timer | . 306 |
| | 12.4.5 Waveform Generator | . 312 |
| | 12.4.6 Operation of Dead-Time Control Circuit | . 313 |
| | 12.4.7 Operation of PPG Output and GATE Signal Control Circuit | . 318 |
| | 12.4.8 Control of DTTI Pin Input | . 320 |
| | | |
| C | HAPTER 13 UART | 323 |
| | 13.1 Overview of UART | . 324 |
| | 13.2 Configuration of UART | . 326 |
| | 13.3 UART Pins | . 329 |
| | 13.4 UART Registers | |
| | 13.4.1 Control Register (SCR0/SCR1) | |
| | 13.4.2 Mode Register (SMR0/SMR1) | . 335 |
| | 13.4.3 Status Register (SSR0/SSR1) | . 337 |
| | 13.4.4 Input Data Register (SIDR0/SIDR1) and Output Data Register (SODR0/SODR1) | |
| | 13.4.5 Communication Prescaler Control Register (CDCR0/CDCR1) | . 342 |
| | 13.5 UART Interrupts | |
| | 13.5.1 Reception Interrupt Generation and Flag Set Timing | . 346 |
| | 13.5.2 Transmission Interrupt Generation and Flag Set Timing | . 348 |
| | 13.6 UART Baud Rates | . 349 |
| | 13.6.1 Baud Rates Determined Using the Dedicated Baud Rate Generator | . 351 |
| | 13.6.2 Baud Rates Determined Using the Internal Timer (16-bit Reload Timer) | . 353 |
| | 13.6.3 Baud Rates Determined Using the External Clock | . 355 |

| 13.7 Operation of UART | 356 |
|--|-----|
| 13.7.1 Operation in Asynchronous Mode (Operation Modes 0 and 1) | 358 |
| 13.7.2 Operation in Synchronous Mode (Operation Mode 2) | 361 |
| 13.7.3 Bidirectional Communication Function (Normal Mode) | 364 |
| 13.7.4 Master-slave Communication Function (Multiprocessor Mode) | 366 |
| 13.8 Notes on Using UART | 369 |
| CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT | 271 |
| 14.1 Overview of the DTP/External Interrupt Circuit | |
| 14.1 Overview of the DTP/External Interrupt Circuit | |
| 14.3 DTP/External Interrupt Circuit Pins | |
| 14.4 DTP/External Interrupt Circuit Registers | |
| 14.4.1 DTP/Interrupt Cause Register (EIRR) | |
| 14.4.2 DTP/Interrupt Cause Register (ENIR) | |
| 14.4.3 Request Level Setting Rregister (ELVR) | |
| 14.5 Operation of the DTP/External Interrupt Circuit | |
| 14.5.1 External Interrupt Function | |
| 14.5.2 DTP Function | |
| 14.6 Usage Notes on the DTP/External Interrupt Circuit | |
| 14.7 Sample Programs for the DTP/External Interrupt Circuit | |
| 14.7 Gample 1 Togramo for the BTT /External interrupt Ground | 000 |
| CHAPTER 15 DELAYED INTERRUPT GEMERATOR MODULE | 401 |
| 15.1 Overview of the Delayed Interrupt Generator Module | 402 |
| 15.2 Delayed Interrupt Cause/Cancel Register (DIRR) | 403 |
| 15.3 Operation of the Delayed Interrupt Generator Module | |
| 15.4 Precautions to Follow when Using the Delayed Interrupt Generator Module | 405 |
| CHAPTER 16 8/10-BIT A/D CONVERTER | 407 |
| 16.1 Overview of the 8/10-Bit A/D Converter | |
| 16.2 Configuration of the 8/10-Bit A/D Converter | |
| 16.3 8/10-Bit A/D Converter Pins | |
| 16.4 8/10-Bit A/D Converter Registers | |
| 16.4.1 A/D Control Status Register 1 (ADCS1) | |
| 16.4.2 A/D Control Status Register 0 (ADCS0) | |
| 16.4.3 A/D Data Register (ADCR0/ADCR1) | |
| 16.5 8/10-Bit A/D Converter Interrupts | |
| 16.6 Operation of the 8/10-Bit A/D Converter | |
| 16.6.1 Conversion Using El ² OS | |
| 16.6.2 A/D Conversion Data Protection Function | |
| 16.7 Usage Notes on the 8/10-Bit A/D Converter | |
| 16.8 Sample Program 1 for the 8/10-Bit A/D Converter (Single Conversion Mode Using El ² OS) | |
| 16.9 Sample Program 2 for the 8/10-Bit A/D Converter (Continuous Conversion Mode Using El ² OS) | |
| 16.10 Sample Program 3 for the 8/10-Bit A/D Converter (Stop Conversion Mode Using El ² OS) | |
| | |
| CHAPTER 17 ADDRESS MATCH DETECTION FUNCTION | |
| 17.1 Overview of the Address Match Detection Function | |
| 17.2 Registers of the Address Match Detection Function | |
| 17.2.1 Program Address Detection Register (PADR0/PADR1) | 444 |

| 17.2.2 Program Address Detection Control Status Register (PACSR) | 445 |
|--|-----|
| 17.3 Operation of the Address Match Detection Function | 446 |
| 17.4 Example of Using the Address Match Detection Function | 447 |
| CHAPTER 18 ROM MIRRORING FUNCTION SELECTION MODULE | 451 |
| 18.1 Overview of the ROM Mirroring Function Selection Module | 452 |
| 18.2 ROM Mirroring Function Selection Register (ROMM) | 453 |
| CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY | 455 |
| 19.1 Overview of the 512K-Bit Flash Memory | 456 |
| 19.2 512K-Bit Flash Memory Sector Configuration | 458 |
| 19.3 Flash Memory Control Status Register (FMCS) | 459 |
| 19.4 Starting the Flash Memory Automatic Algorithm | 462 |
| 19.5 Confirming the Automatic Algorithm Execution State | 463 |
| 19.5.1 Data Polling Flag (DQ7) | 465 |
| 19.5.2 Toggle Bit Flag (DQ6) | 467 |
| 19.5.3 Time Limit Exceeded Flag (DQ5) | 468 |
| 19.5.4 Sector Erase Timer Flag (DQ3) | |
| 19.6 Detailed Explanation on the Flash Memory Write/Erase | 470 |
| 19.6.1 Setting the Write/Reset Status | |
| 19.6.2 Writing the Data | 472 |
| 19.6.3 Erasing the Data (Chip Erase) | |
| 19.6.4 Erasing the Data (Sector Erase) | 475 |
| 19.6.5 Suspending the Sector Erase | 477 |
| 19.6.6 Restarting the Sector Erase | 478 |
| 19.7 Programming Example of 512K-Bit Flash Memory | |
| CHAPTER 20 1M-BIT (128KB) FLASH MEMORY | 485 |
| 20.1 Overview of the 1M-Bit Flash Memory | |
| 20.2 1M-Bit Flash Memory Sector Configuration | |
| 20.3 Flash Memory Control Status Register (FMCS) | |
| 20.4 Starting the Flash Memory Automatic Algorithm | |
| 20.5 Confirming the Automatic Algorithm Execution State | |
| 20.5.1 Data Polling Flag (DQ7) | |
| 20.5.2 Toggle Bit Flag (DQ6) | |
| 20.5.3 Timing Limit Exceeded Flag (DQ5) | |
| 20.5.4 Sector Erase Timer Flag (DQ3) | |
| 20.6 Detailed Explanation of Writing to and Erasing Flash Memory | |
| 20.6.1 Setting Flash Memory to the Read/reset State | |
| 20.6.2 Writing Data to Flash Memory | |
| 20.6.3 Erasing all data (erasing chips) of flash memory | |
| 20.6.4 Erasing Optional Data (erasing sectors) in Flash Memory | |
| 20.6.5 Suspending Sector Erase of Flash Memory | |
| 20.6.6 Restarting Sector Erase of Flash Memory | |
| 20.0.0 Nestailing Sector Erase or Flash Memory | 507 |
| CHAPTER 21 EXAMPLE OF MB90F562/F562B/F568 SERIAL | |
| PROGRAMMING CONNECTION | |
| 21.1 Standard Configuration for Serial On-board Programming (Fujitsu Standard) | 510 |

| 21.2 | Example of Connection for Serial Programming (Power Supplied by User) | 514 |
|-------|---|-----|
| 21.3 | Example of Connection for Serial Programming (When Power Supplied from Programmer) | 516 |
| 21.4 | Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from User) | 519 |
| 21.5 | Example of Minimum Connection with Flash Microcomputer Programmer | |
| | (When Power Supplied from Programmer) | 520 |
| APPEN | IDIX | 523 |
| | NDIX A I/O Map | |
| | NDIX B Instructions | |
| B.1 | Instruction Types | 534 |
| B.2 | Addressing | 535 |
| B.3 | Direct Addressing | 537 |
| B.4 | Indirect Addressing | 542 |
| B.5 | Execution Cycle Count | 548 |
| B.6 | Effective Address Field | 551 |
| B.7 | How to Read the Instruction List | 552 |
| B.8 | F ² MC-16LX Instruction List | 555 |
| B.9 | Instruction Map | 569 |
| INDEX | | 591 |

CHAPTER 1 OVERVIEW

This chapter describes the features of the MB90560/565 series.

- 1.1 "Features"
- 1.2 "Product Lineup"
- 1.3 "Block Diagram"
- 1.4 "Pin Assignments"
- 1.5 "Package Dimensions"
- 1.6 "Pin Functions"
- 1.7 "I/O Circuit Types"
- 1.8 "Notes on Handling Devices"

1.1 Features

The MB90560/565 series of general-purpose 16-bit microcontrollers was developed for applications that require high-speed real-time processing in a variety of industrial systems, OA equipment, and process control systems. A specific feature of the series is a built-in multifunctional timer that can easily output desired waveforms.

The instruction set inherits the AT architecture of the original Fujitsu F^2MC-8L and $F^2MC-16L$, and has additional instructions supporting high-level languages. In addition, it has an extended addressing mode, enhanced multiply/divide instructions (signed), and reinforced bit manipulation instructions. The chip also has a 32-bit accumulator that enables long-word data processing.

■ Features of the MB90560/565 Series

O Clock

- Built-in oscillator circuit and PLL clock multiplier circuit
- Source oscillation; Main clock that divides the source oscillation by two (0.5 to 8 MHz when the source oscillation is 1 to 16 MHz); and PLL clock that multiplies the source oscillation by 1 to 4 (4 to 16 MHz when the source oscillation is 4 MHz), which can be configured from the machine clock
- Minimum instruction execution time: 62.5 ns (when the source oscillation is 4 MHz, PLL clock is multiplied by 4, and Vcc is 5 V)

O Maximum memory address space: 16M bytes

- Internal 24-bit addressing
- · Bank addressing

O Optimum instruction set for controller applications

- Many data types (bit, byte, word, and long word)
- As many as 23 addressing modes
- Enhanced high-precision arithmetic operation by a 32-bit accumulator
- Enhanced signed multiply/divide instructions and RETI instruction function

O Instruction set supporting high-level language (C) and multi-tasking

- System stack pointer
- Instruction set symmetry and barrel shift instructions.

Program patch function (Two-address pointer)

| 0 | 4-byte | instruction | queue |
|---|--------|-------------|-------|
|---|--------|-------------|-------|

Interrupt function

- Programmable priority level
- Interrupt function based on 32 interrupt causes

O Data transfer function

- Extended intelligent I/O service function using up to 16 channels
- O Low-power consumption mode (standby mode)
 - Sleep mode (in which the CPU operating clock stops)
 - Time-base timer mode (in which only the source oscillation and time-base timer are active)
 - Stop mode (in which the source oscillation stops)
 - CPU intermittent operation mode (in which the CPU operates at every specified cycle)

Packages

- QFP-64 (FPT-64P-M09: 0.65 mm pin pitch, FPT-64P-M06: 1.00 mm pin pitch)
- SH-DIP (DIP-64-M01: 1.778 mm pin pitch)
- O Process : CMOS technology

■ Internal Peripheral Functions (resources)

- I/O ports: Up to 51 posts
- O Time-base timer: 1 channel
- O Watchdog timer: 1 channel
- O 16-bit reload timer: 2 channels

CHAPTER 1 OVERVIEW

O Advanced timer: 1 channel

- 16-bit free running timer: 1 channel
- Output compare: 6 channels
 - When the counter value of the 16-bit free-running timer matches the value set in the compare register, an interrupt request can be output.
- Input capture: 4 channels
 - When the effective edge of a signal that is output from an external input terminal is detected, the counter value of the 16-bit free-running timer can be read into the input capture data register. Furthermore, an interrupt request can be output.
- 8/16-bit PPG timer: 8 bits x 6 channels or 16 bits x 3 channels
 - Capable of changing the duty or period of the output pulses as desired.
- Waveform generation circuit (8-bit timer: 3 channels)

O UART: 2 channels

- With full duplex double buffer (8-bit length)
- Capable of asynchronous or clock synchronous serial transfer (I/O extended serial)

DTP/external interrupt (8 channels)

- · Activating the extended intelligent I/O service when an external interrupt is input
- Outputting an interrupt when an external interrupt is input

O Delayed interrupt generator module

Generates an interrupt request for task switching.

○ 8/10-bit A/D converter (8 channels)

· Selectable resolution of 8 or 10 bits

1.2 Product Lineup

Table 1.2-1 "Product Lineup of the MB90560/565 Series" shows the product lineup of the MB90560 series. Table 1.2-2 "Product Lineup of the MB90565 Series" shows the product lineup of the MB90565 series.

■ Product Lineup

Table 1.2-1 Product Lineup of the MB90560/565 Series

| Model | MB90V560 | MB90F562/B | MB90562/A | MB90561/A |
|--------------------------------------|---|----------------------|---------------|-----------|
| Туре | Evaluation device | Flash Type ROM | Mask ROM Type | |
| ROM size | Not installed | 64K bytes | | 32K bytes |
| Power supply for emulators only (*1) | - | | - | - |
| RAM size | 4K bytes | 2K bytes | | 1K bytes |
| CPU function | Number of basic instructions: 351 Minimum instruction execution time: 62.5 ns/4 MHz (when PLL clock is multiplied by 4) Number of addressing modes: 23 Program patch function: 2-address pointer Maximum memory address space: 16M bytes | | | |
| Port | I/O ports (CMOS): | I/O ports (CMOS): 51 | | |
| UART | With a full duplex double buffer. Capable of synchronous or asynchronous clock transfer. Also can be used for serial I/O. Dedicated built-in baud rate generator. Two built-in channels. | | | |
| 16-bit reload timer | 16-bit reload timer operation. Two built-in channels. | | | |
| Advanced timer | 16-bit free running timer x 1 channel Output compare x 6 channels Input capture x 4 channels 8/16-bit PPG timer (8-bit mode x 6 channels, 16-bit mode x 3 channels) Waveform generation circuit: 8-bit timer x 3 channels Three-phase waveform output with dead time period provided. | | | |
| 8/10-bit A/D converter | 8 channels (input multiplex) Capable of 8-bit or 10-bit resolution Conversion time:6.13µs or less (operation at internal 16 MHz clock) | | | |
| DTP/External interrupt | 8 channels (8 channels can be used for this and A/D input.) Interrupt cause: L-to-H edge, H-to-L edge, L-level, or H-level selectable | | | |
| Low-power consumption mode | Sleep mode, time-base timer mode, stop mode, and CPU intermittent mode | | | |

Table 1.2-1 Product Lineup of the MB90560/565 Series (Continued)

| Model | MB90V560 | MB90F562/B | MB90562/A | MB90561/A |
|-------------------|------------------|--|-----------|-----------|
| Process | CMOS | | | |
| Package | PGA256 | QFP-64 (FPT-64P-M09: 0.65 mm pin pitch) QFP-64 (FPT-64P-M06: 1.00 mm pin pitch) SH-DIP (DIP-64P-M01: 1.778 mm pin pitch) | | |
| Operating voltage | 5V+10% to 5V-10% | /+10% to 5V-10% (When the maximum machine clock is 16 MHz) | | |

^{*1} This is the setting of the DIP switch S2 when the emulation pod MB2145-507 is used. For details, see Section 2.7 "Dedicated Registers", of the "MB2145-507 Hardware Manual."

Table 1.2-2 Product Lineup of the MB90565 Series

| Model | MB90F568 | MB90568 | MB90567 | | |
|--------------------------------------|--|--|----------|--|--|
| Туре | Built-in flash memory type Built-in mask ROM type | | | | |
| ROM size | 128K bytes | 96K bytes | | | |
| RAM size | 4K bytes | | 4K bytes | | |
| Power supply for emulators only (*1) | | - | - | | |
| CPU function | Minimum instruction executi source oscillation by 4) Number of addressing mode Program patch function: 2-a | Number of basic instructions: 351 Minimum instruction execution time: 62.5 ns/4 MHz (when the PLL clock multiplies source oscillation by 4) Number of addressing modes: 23 Program patch function: 2-address pointer Maximum memory address space: 16M bytes | | | |
| Port | I/O ports (CMOS): 51 | | | | |
| UART | With a full duplex double buffer. Capable of synchronous or asynchronous clock transfer. Can also be used for serial I/O. Dedicated built-in baud rate generator. Two built-in channels. | | | | |
| 16-bit reload timer | 16-bit reload timer operation. Two built-in channels. | | | | |
| Advanced timer | 16-bit free-running timer x 1 channel Output compare x 6 channels Input capture x 4 channels 8/16-bit PPG timer (8-bit mode x 6 channels, 16-bit mode x 3 channels) Output of three-phase waveform and dead time period for waveform generation circuit (8-bit timer x 3 channels) | | | | |
| 8/10-bit A/D converter | 8 channels (input multiplex) Capable of 8-bit or 10-bit resolution Conversion time: 6.13 µs (on maximum machine clock of 16 MHz) | | | | |
| DTP/External interrupt | 8 channels (8 channels can be used for this and A/D input.) Interrupt cause: L-to-H edge, H-to-L edge, L-level, or H-level selectable | | | | |

Table 1.2-2 Product Lineup of the MB90565 Series (Continued)

| Model | MB90F568 | MB90568 | MB90567 | | |
|----------------------------|--|---------|---------|--|--|
| Low-power consumption mode | Sleep mode, time-base timer mode, stop mode, and CPU intermittent mode | | | | |
| Process | CMOS | | | | |
| Package | QFP-64 (FPT-64P-M09: 0.65 mm pin pitch) QFP-64 (FPT-64P-M06: 1.00 mm pin pitch) | | | | |
| Operating voltage | 3V+10% to 3V-10% (on maximum machine clock of 8 MHz) | | | | |

1.3 Block Diagram

Figure 1.3-1 "Block Diagram" shows the block diagram of the MB90560/565 series.

■ Block Diagram




Figure 1.3-1 Block Diagram

*: These channels are used for 8-bit PPG. Three output channels (ch 1/3/5) are used for 16-bit PPG.

Note:

The I/O ports and the peripheral functions (resources) share the pins. For more information, see Sections 1.4, "Pin Assignments" and 1.6, "Pin Functions." The pins cannot be used as I/O ports when used as those of the peripheral functions (resources).


1.4 Pin Assignments

This section provides the pin assignments for the following three packages:

- FPT-64P-M06
- FPT-64P-M09
- DIP-64P-M01 (Neither MB90568, MB90567 nor MB90F568 are supported.)

■ Pin Assignment of FPT-64P-M06

Figure 1.4-1 Pin Assignment of FPT-64P-M06




■ Pin Assignment of FPT-64P-M09

P42/PPG1 P41/PPG0 P40/SCK0 P37/SOT0 P36/SIN0 C (*1) Vcc P35/RTO5 P34/RTO4 P33/RTO3 P32/RTO2 P31/RTO1 P30/RTO0 Vss P45/PPG4 1 ____ □ 48 P27/IN3 P46/PPG5 2 ____ □ 47 P26/IN2 P50/AN0 3 🗔 ☐ 46 P25/IN1 P51/AN1 4 🗔 □ 45 P24/IN0 P52/AN2 5 □ □ 44 P23/TO1 P53/AN3 6 □ ☐ 43 P22/TIN1 P54/AN4 7 □ □ 42 P21/TO0 ☐ 41 P20/TIN0 P55/AN5 8 □ < TOP VIEW > P56/AN6 9 □ → 40 P17/FRCK P57/AN7 10 □ □ 39 P16/INT6 AVcc 11 □ □ 38 P15/INT5 AVR 12 □ 37 P14/INT4 AVss 13 □ □ 36 P13/INT3 P60/SIN1 14 □ □ 35 P12/INT2 P61/SOT1 15 □ 34 P11/INT1 P62/SCK1 16 [☐ 33 P10/INT0 19 20 21 22 23 24 25 26 27 28 29 30 P63/INT7/DTTI *1: N.C. for the MB90565 series

Figure 1.4-2 Pin Assignment of FPT-64P-M09

■ Pin Assignment of DIP-64P-M01

Figure 1.4-3 Pin Assignment of DIP-64P-M01



1.5 Package Dimensions

This section provides the dimensions of the following three packages:

- FPT-64P-M06
- FPT-64P-M09
- DIP-64P-M01 (Neither MB90568, MB90567 nor MB90F568 are supported.)

These package dimensions are for reference only. For formal package dimensions, consult a Fujitsu representative.

■ Dimensions of FPT-64P-M06 Package

64-pin plastic QFP

Lead pitch

Package width × package length

Lead shape


Gullwing

Sealing method

Length of flat portion of pins


1.20 mm


Figure 1.5-1 Dimensions of FPT-64P-M06 Package



■ Dimensions of FPT-64P-M09 Package


Figure 1.5-2 Dimensions of FPT-64P-M09 Package






■ Dimensions of DIP-64P-M01 Package

Figure 1.5-3 Dimensions of DIP-64P-M01 Package





1.6 Pin Functions

Table 1.6-1 "Pin Functions" summarizes the pin names, circuit types, states at reset time, and functions.

■ Pin Functions

Table 1.6-1 Pin Functions

| | Pin No. | | D' | Circuit | State/ | Formation |
|----------|----------|----------|------------|-----------|-----------------------------|---|
| QFPM06 | QFPM09 | SDIP | Pin name | type (*1) | function at reset time | Function |
| 23,24 | 22,23 | 30,31 | X0·X1 | A | Oscillating | Connect an oscillator to these pins. When an external clock is connected, leave the X1 pin open. |
| 20 | 19 | 27 | RST | В | Reset input | External reset input pin |
| 26 to 33 | 25 to 32 | 33 to 40 | P00 to P07 | С | | General-purpose I/O ports |
| | | | P10 to P16 | | | General-purpose I/O ports |
| 34 to 40 | 33 to 39 | 41 to 47 | INTO to 6 | С | Port input (Hi-z output) | Can be used as interrupt request input channels 0 to 6. Input is enabled when 1 is set in corresponding bits of EN0 to EN6 during standby mode to determine an input port. To use the pins, set a corresponding bit of the analog input enable register (ADER) to the port setting. |
| | | | P17 | | | General-purpose I/O port |
| 41 | 40 | 48 | FRCK | С | | External clock input pin for free-running timer. Input is enabled when the clock input of free-running timer is set to determine an input port. To use the pins, set a corresponding bit of the analog input enable register (ADER) to the port setting. |

CHAPTER 1 OVERVIEW

Table 1.6-1 Pin Functions (Continued)

| | Pin No. | | | Circuit | State/ | |
|----------|----------|----------|------------|-----------|------------------------|---|
| QFPM06 | QFPM09 | SDIP | Pin name | type (*1) | function at reset time | Function |
| | | | P20 | | | General-purpose I/O port |
| 42 | 41 | 49 | TINO | D | | External clock input pin for reload timer channel 0. Input is enabled when the external clock input is set to determine an input port. |
| | | | P21 | | | General-purpose I/O port |
| 43 | 42 | 50 | ТО0 | D | | Event output pin for reload timer channel 0. Output is enabled when the event output enable is set. |
| | | | P22 | | | General-purpose I/O port |
| 44 | 43 | 51 | TIN1 | D | | External clock input pin for reload timer channel 1. Input is enabled when the external clock input is set to determine an input port. |
| | | | P23 | | | General-purpose I/O port |
| 45 | 44 | 52 | TO1 | D | Port input (Hi-z) | Event output pin for reload timer channel 1. Output is enabled when the event output enable is set. |
| | | | P24 to 27 | | | General-purpose I/O ports |
| 46 to 49 | 45 to 48 | 53 to 56 | INO to 3 | D | | Trigger input pins for input capture channels 0 to 3. Input is enabled when the input capture trigger is set to determine an input port. |
| | | | P30 to P35 | | | General-purpose I/O ports |
| 51 to 56 | 50 to 55 | 58 to 63 | RTO0 to 5 | E | | Output compare event output pins or waveform generator output pins. A waveform specified in the waveform generator is output. If no waveform is generated, set the output compare event output enable to output the output compare. To use the pins, set a corresponding bit of the ADER to the port setting. |

Table 1.6-1 Pin Functions (Continued)

| | Pin No. | | | Circuit | State/ | |
|---------------------|------------------|----------|------------|--|--|--|
| QFPM06 | QFPM09 | SDIP | Pin name | type (*1) | function at reset time | Function |
| | | | P36 | | | General-purpose I/O port |
| 59 | 58 | 2 | SIN0 | D | | Serial data input pin for UART channel 0. Do not use this pin as another input pin because it is used whenever UART channel 0 accepts input. |
| | | | P37 | | | General-purpose I/O port |
| 60 | 59 | 3 | SOT0 | TO Serial data ou UART channe function is end UART channe UART channe | Serial data output pin for UART channel 0. This function is enabled when UART channel 0 enables data output. | |
| | | | P40 | | , , | General-purpose I/O port |
| 61 | 60 | 4 | SCK0 | D | | Serial clock I/O pin for UART channel 0. This function is enabled when UART channel 0 enables clock output. |
| | 61 to 64, 1,2 | | P41 to P46 | | | General-purpose I/O ports |
| 62 to 64, 1 to 3 | | 5 to 10 | PPG0 to 5 | 5 D | | Output pins for PPG channels 0 to 5. This function is enabled when PPG channels 0 to 5 enable output. |
| | | | P50 to P57 | | | General-purpose I/O ports |
| 4 to 11 | 3 to 10 | 11 to 18 | AN0 to 7 | F | Analog input | A/D converter analog input pins. This function is enabled when the analog input specification is enabled. (ADER:bit0 to 7) |
| 12 | 11 | 19 | AVcc | - | Power input | Vcc power input pin for the A/D converter. |
| 13 | 12 | 20 | AVR | G | Referenc voltage input pin | Reference voltage input pin for the A/D converter. This voltage must not exceed Vcc. Vref- is fixed to AVss. |
| 14 | 13 | 21 | AVss | - | Power input | Vss power input pin for the A/D converter. |

CHAPTER 1 OVERVIEW

Table 1.6-1 Pin Functions (Continued)

| | Pin No. | | | Circuit | State/ | | | |
|--------|---------|------|----------|--------------------|-----------------------------------|---|--|--|
| QFPM06 | QFPM09 | SDIP | Pin name | Pin name type (*1) | function at reset time | Function | | |
| | | | P60 | | | General-purpose I/O port | | |
| 15 | 14 | 22 | SIN1 | D | | Serial data input pin for UART channel 1. Do not use this pin as another input pin because it is used whenever UART channel 1 accepts input. | | |
| | | | P61 | | | General-purpose I/O port | | |
| 16 | 15 | 23 | SOT1 | D | | Serial data output pin for UART channel 1. This function is enabled when UART channel 1 enables data output. | | |
| | | | P62 | P62 | | General-purpose I/O port | | |
| 17 | 16 | 24 | SCK1 | D | Port input (Hi-z) | Serial clock I/O pin for UART channel 1. This function is enabled when UART channel 1 enables clock output. | | |
| | | | P63 | | | General-purpose I/O port | | |
| 18 | 17 | 25 | INT7 | D | | Can be used as interrupt request input channel 7. Input is enabled when 1 is set in corresponding bits of EN7 during standby mode to determine an input port. | | |
| | | DTT1 | DTT1 | | DTT1 | | | Pin level fixed input pin used when RT00 to RT05 pins are used. Input is enabled when the input enable is set in the waveform generator. |
| 58 | 57 | 1 | C (*2) | - | Capacitance pin power input | Capacitance pin for power stabilization. Connect a ceramic capacitor of about 0.1 µF to the outside. | | |

Table 1.6-1 Pin Functions (Continued)

| | Pin No. | | Circuit | | Circuit | State/ | - .: |
|--------|---------|-------|----------|-----------|------------------------|--|-------------|
| QFPM06 | QFPM09 | SDIP | Pin name | type (*1) | function at reset time | Function | |
| 19 | 18 | 26 | MD0 | В | | Input pin for operation mode specification. Connect this pin directly to Vcc or Vss. | |
| 21 | 20 | 28 | MD1 | В | Mode input pin | Input pin for operation mode specification. Connect this pin directly to Vcc or Vss. | |
| 22 | 21 | 29 | MD2 | В | | Input pin for operation mode specification. Connect this pin directly to Vcc or Vss. | |
| 25,50 | 24,49 | 32,57 | Vss | - | Power input | Power (GND) input pin | |
| 57 | 56 | 64 | Vcc | - | pin | Power (5 V) input pin | |

^{*1:} For information on the circuit types, see Section 1.7, "I/O Circuit Types." *2: N.C. for the MB90565 series

1.7 I/O Circuit Types

Table 1.7-1 "I/O Circuit Types" summarizes the I/O circuit types of the MB90560/565 series.

■ I/O Circuit Types9

Table 1.7-1 I/O Circuit Types

| Classification | Circuit type | Remarks |
|----------------|---|---|
| А | X1 X0 Nch Pch Nch Nch Standby control signal | Oscillation circuit Built-in oscillation feedback resistance (Rf) |
| В | Reset input | Hysteresis reset input pin |
| С | Pull-up control signal Pout Nout Nout Input signal Standby control signal | CMOS hysteresis I/O pin with pull-up control CMOS output CMOS hysteresis input (with standby control for input rejection) Built-in pull-up resistance (Rp) Note: The pull-up resistance is enabled while the port is in the input status. |
| D | Pch Pout Nout Nout Input signal Standby control signal | CMOS hysteresis I/O pin CMOS output CMOS hysteresis input (with standby control for input rejection) Note: Outputs of the I/O port and the built-in resources share one output buffer. Inputs of the I/O port and the built-in resources share one input buffer. |

Table 1.7-1 I/O Circuit Types (Continued)

| Classification | Circuit type | Remarks |
|----------------|---|--|
| E | Pch Pout Nch Nout 7/// Input signal Standby control signal | CMOS I/O pin CMOS output CMOS input (with standby control for input rejection) |
| F | Pout Nout Nout Input signal Stanby control signal A/D converter analog input | Analog/CMOS hysteresis I/O pin CMOS output CMOS hysteresis input (with standby control for input rejection) Analog input (The analog input of A/D converter is enabled when "1" is set in a corresponding bit of the analog input enable register (ADER). Outputs of the I/O port and the built-in resources share one output buffer. Inputs of the I/O port and the built-in resources share one input buffer. |
| G | Pch Pch AVR input A/D converter analog input enable signal | A/D converter (AVR) voltage input pin |

1.8 Notes on Handling Devices

When handling devices, pay special attention to the following nine items:

- Strict observation of maximum rated voltage (latchup prevention)
- Stabilization of supply voltage
- Power-on
- Treatment of unused input pins
- Treatment of A/D converter power pin
- External clock
- Power supply pin
- Analog power-on sequence of A/D converter
- Notes on using the "DIV A, Ri" or "DIVW A, RWi" instruction

■ Notes on Handling Devices

Be sure that the maximum rated voltage is not exceeded (latchup prevention).

Do not apply a voltage higher than Vcc or lower than Vss to the input and output terminals of the MB90560 or 565 series. Do not apply a voltage higher than the rating between Vcc and Vss. If a voltage higher than the rating is applied, a latchup may occur. A latchup may result in thermal damage to an element.

When turning the power to analog circuits, on or off be sure that the analog supply voltages (AVcc, AVRH, and AVcc) and analog input voltage do not exceed the digital supply voltage (Vcc).

Stabilize the supply voltages.

Even within the operation guarantee range of the Vcc supply voltage, a malfunction can be caused if the supply voltage undergoes a rapid change. For voltage stabilization guidelines, the Vcc ripple fluctuations (P-P value) at commercial frequencies (50 to 60 Hz) should be suppressed to "10%" or less of the reference Vcc value. During a momentary change such as when switching a supply voltage, voltage fluctuations should also be suppressed so that the "transient fluctuation rate" is 0.1 V/ms or less.

O Power-on

To prevent a malfunction in the built-in voltage drop circuit, secure " 50μ S (between 0.2 V and 2.7 V)" or more for the voltage rise time during power-on.

Treatment of unused input pins

An unused input pin, if left open, may cause a malfunction or a permanent damage due to a latchup. Every unused input pin must be pulled up or down using resistance of 2 k Ω or more.

An unused I/O pin must be opened by setting it to output mode or handled in the same way as an input pin after it is set to input mode.


O Treatment of A/D converter power pin

When the A/D converter is not used, connect the pins as follows: AVcc =Vcc, AVss = AVRH = AVRL = Vss.

O Notes on external clock

When an external clock is used, the oscillation stabilization wait time is required at power-on reset or at cancellation of subclock mode or stop mode. When an external clock is used, connect only the X0 pin and leave the X1 pin open.

Figure 1.8-1 Sample Application of External Clock



O Power supply pins

When a device has two or more Vcc or Vss pins, the pins that should have equal potential are connected within the device in order to prevent a latchup or other malfunction. To reduce extraneous emission, to prevent a malfunction of the strobe signal due to an increase in the group level, and to maintain the local output current rating, connect all these power supply pins to an external power supply and to the same ground.

The current source should be connected to the Vcc and Vss pins of the device with minimum impedance. It is recommended that a bypass capacitor of about $0.1\mu F$ be connected near the terminals between Vcc and Vss.

O Power-on and power-off sequences

The power to the A/D converter (AVcc, AVR, AVcc) and analog inputs (AN0 to AN7) must be turned on after the power to the digital circuits (Vcc) is turned on. When turning off the power, turn off the power to the digital circuits (Vcc) after turning off the power to the A/D converter and analog inputs. When the power is turned on or off, AVR should not exceed AVcc.

Also, when a pin that is used for analog input is also used as an input port, the input voltage should not exceed AVcc. (The power to the analog circuits and the power to the digital circuits can be simultaneously turned on or off.)

Undefined outputs from Ports 0 and 1

Ports 0 and 1 output undefined signals if the \overline{RST} pin is "H" during the oscillation stabilization wait interval of the falling-edge circuit (during power-on rest) after power-on. If the \overline{RST} pin is "L", Ports 0 and 1 enter the high-impedance state.

Note that the timing is as shown in Figure 1.8-2 "Timing Chart for Undefined Outputs from Ports 0 and 1 (if the RST Terminal is "H")" and Figure 1.8-3 "Timing Chart for High Impedance State of Ports 0 and 1 (if the RST Terminal is "L")" (applicable models: MB90F562/B and MB90V560).

On a model without a falling-edge circuit, Ports 0 and 1 do not output undefined signals because there is no oscillation stabilization wait interval (applicable models: MB90561/A, MB90562/A, MB90567/8, and MB90F568).

Figure 1.8-2 Timing Chart for Undefined Outputs from Ports 0 and 1 (if the RST Terminal is "H")





Figure 1.8-3 Timing Chart for High Impedance State of Ports 0 and 1 (if the RST Terminal is "L")



O Notes on using the "DIV A, Ri" or "DIVW A, RWi" instruction

The remainder obtained by executing the signed multiplication and division instruction, "DIV A, Ri" or "DIVW A, RWi" is affected by the bank register and stored at an address of the memory bank specified in the bank register.

Therefore, the "DIV A, Ri" or "DIVW A, RWi" instruction should be used after setting the

corresponding bank register value to $'00_H'$.

Reference:

For more information, see Sections 2.9.5, "Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction."

For more information on the bank register, see Section 2.7.9, "Bank Registers (PCB, DTB, USB, SSB, ADB)."

O Using REALOS

The extended intelligent I/O Service (EI²OS) is disabled if REALOS is used.

CHAPTER 1 OVERVIEW

CHAPTER 2 CPU

This chapter describes the functions and operations of the CPU of the MB90560/565 series.

- 2.1 "CPU"
- 2.2 "Memory Space"
- 2.3 "Memory Maps"
- 2.4 "Addressing"
- 2.5 "Memory Location of Multibyte Data"
- 2.6 "Registers"
- 2.7 "Dedicated Registers"
- 2.8 "General-Purpose Registers"
- 2.9 "Prefix Codes"

2.1 CPU

The F²MC-16LX CPU core is a 16-bit CPU designed for use in applications, such as welfare and mobile equipment, which require high-speed real-time processing. The instruction set of the F²MC-16LX was designed for controllers so that it can perform various types of control at high speeds and efficiencies.

The F^2MC -16LX CPU core processes 32-bit data using a built-in 32-bit accumulator. Memory space, which can be extended to up to 16M bytes, can be accessed in either linear or bank access mode. The instruction set inherits the AT architecture of F^2MC -8L and F^2MC -16L and has additional instructions supporting C language. In addition, it has an extended addressing mode, enhanced multiply/divide instructions, and reinforced bit manipulation instructions. The features of the F^2MC -16XL CPU are shown below:

■ CPU

- Minimum instruction execution time: 62.5 ns (source oscillation at 4 MHz and clock multiplication by 4)
- O Maximum memory address space: 16M bytes. Access in linear or bank mode
- O Instruction set optimum for controller applications
 - Many data types (bit, byte, word, and long word)
 - As many as 23 addressing modes
 - Enhanced high-precision arithmetic operation by a 32-bit accumulator
 - Enhanced signed multiply/divide instructions and RETI instruction function
- Interrupt function

Eight programmable priority levels

- O Automatic transfer function independent to CPU
 - Extended intelligent I/O service using up to 16 channels
- O Instruction set supporting high-level language (C) and multi-tasking System stack pointer, instruction set symmetry, and barrel shift instructions

O Increased execution speed: 4-byte instruction queue

Note:

The MB90560/565 series runs only in single-chip mode so only internal ROM and RAM and internal peripheral memory space can be accessed.

2.2 Memory Space

All I/O, programs, and data are located in the 16M-byte memory space of the F²MC-16LX. The RAM space is used for extended intelligent I/O service (El²OS) descriptors, general-purpose registers, and vector tables.

■ Memory Space

All I/O, programs, and data are located in the 16M-byte memory space of the F²MC-16LX CPU. The CPU is able to access each built-in peripheral function (resource) through a memory space address indicated by the 24-bit address bus.




Figure 2.2-1 Sample Relationship between the MB90560/565 Series System

■ ROM Area

○ Vector table area (address: "FFFC00_H to FFFFFF_H")

- This area is used as a vector table for vector call instructions, interrupt vectors, and reset vectors.
- This area is allocated at the highest addresses of the ROM area. The start address of the corresponding processing routine is stored in each vector table address.

○ Program area (address: Up to "FFFBFF_H")

- Mask ROM (or flash memory) is built in as an internal program area.
- The size of the internal ROM (or flash memory) differs for each model.

■ RAM Area

O Data area (address: From "000100_H")

- The static RAM is built in as an internal data area.
- The size of internal RAM differs for each model.

O General-purpose register area (address: "000180_H to 00037F_H")

- Auxiliary registers used for 8-bit, 16-bit, and 32-bit arithmetic operations and transfer are allocated in this area.
- When this area is not used as a general purpose register, it can be used as ordinary RAM.
- When this area is used as a general-purpose register, general-purpose register addressing enables high-speed access within a few instruction cycles.

O Extended intelligent I/O service (EI²OS) descriptor area (address: "000100_H to 00017F_H")

- This area retains the transfer modes, I/O addresses, transfer count, and buffer addresses of the Extended Intelligent I/O Service (EI²OS).
- If the Extended Intelligent I/O Service (EI²OS) is not used, this area can be used as ordinary RAM.

CHAPTER 2 CPU

■ I/O Area

O Interrupt control register area (address: "0000B0_H to 0000BF_H")

The interrupt control registers (ICR00 to ICR15) correspond to the built-in peripheral functions that have an interrupt function. These registers set interrupt levels and control the extended intelligent I/O service (EI²OS).

O Peripheral function control register area (address: "000020_H to 0000AF_H")

This register controls the built-in peripheral functions (resources).

 \odot I/O port control register area (address: "0000000 $_{
m H}$ to 00001F $_{
m H}$ ")


This register controls the I/O port.

2.3 Memory Maps

This section shows the memory map for each model of MB90560/565 series.

■ Memory Maps

Figure 2.3-1 Memory Maps



^{*1:} The MB90V560 does not contain ROM. Assume these areas as its ROM areas for development purposes.

CHAPTER 2 CPU

Note:

- If the ROM mirroring function register is set, the data in the upper side of FF bank ("FF4000_H to FFFFFF_H") can be seen as a mirror image in the upper side of 00 bank ("004000_H to 00FFFF_H").
- For information on setting the ROM mirroring function, see Chapter 18 "ROM MIRRORING FUNCTION SELECTION MODULE".

Reference:

The ROM mirroring function allows the small model of the C compiler to be used.

The low-order 16-bit address of FF bank becomes the same as the low-order 16-bit address of 00 bank. However, not all the data in the ROM area can be seen as a mirror image in 00 bank because the ROM area of FF bank exceeds 48K bytes.

To use the small model of the C compiler, store the data table in "FF4000 $_{\rm H}$ to FFFFFF $_{\rm H}$ " to show the data table as a mirror image in "004000 $_{\rm H}$ to 00FFFF $_{\rm H}$ ". Thus, the data table in the ROM area can be referenced without the "far" specification declared in the pointer.

2.4 Addressing

Addresses can be generated using linear addressing and bank addressing. In linear addressing, the 16M-byte space is directly specified using a continuous 24-bit address.

In bank addressing, the 16M-byte space is divided into 256 64K-byte banks. The upper 8 bits of the address are specified by a bank register and the lower 16 bits of the address are directly specified by an instruction.

The F²MC-16LX series uses different address generation methods depending on the instruction.

■ Linear Addressing and Bank Addressing

Linear addressing Bank addressing FFFFFF_H **FFFFFF**_H 64 K bytes FF bank FF0000H FEFFFF_H FE bank FE0000_H **FDFFFF**_H FD bank FD0000H → 123456н 123456н 12 bank 04FFFFн 04 bank 040000н 03FFFFн 03 bank 030000н 02 bank 020000н 01FFFF⊦ 01 bank 010000н 00FFFFн 00 bank 00000н 00000н <u>123456</u>н 123456н Specified entirely by an instruction Specified by an instruction Specified by a bank register for the required purpose

Figure 2.4-1 Linear Addressing and Bank Addressing Memory Management

2.4.1 Address Specification by Linear Addressing

The linear addressing has two types of address specified:


- Specify 24-bit address directly in the instruction as operand
- Specify 24-bit address in a 32-bit general-purpose registers, using the lower 24 bits
- Linear Addressing by 24-Bit Operand Specification

Figure 2.4-2 Example of Direct Specification of a 24-bit Physical Address in Linear Addressing



■ Addressing by Indirect Specification with a 32-Bit Register

Figure 2.4-3 Example of Indirect Specification with a 32-bit General-Purpose Register in Linear Addressing



2.4.2 Address Specification by Bank Addressing

In address specification by bank addressing, the 16M-byte space is divided into 256 64K-byte banks. The upper 8 bits of the address are specified by a bank register and the lower 16 bits of the address are directly specified by an instruction.

The five types of bank registers classified by function are as follows:

- Program bank register (PCB)
- Data bank register (DTB)
- User stack bank register (USB)
- System stack bank register (SSB)
- Additional bank register (ADB)

■ Bank Registers and Access Space

Table 2.4-1 Access Space and Main Function of Each Bank Register

| Bank register name | Access space | Main function | Initial value after a reset |
|---------------------------------------|-----------------------|---|--------------------------------|
| Program bank register (PCB) | Program (PC) space | Instruction codes, vector tables, and immediate-value data are stored. | FF _H |
| Data bank register (DTB) | Data (DT) space | Read/write data is stored. Internal or external peripheral control registers and data registers are accessed. | 00 _H |
| User stack bank register (USB) | Stack (SP) space | This area is used for stack accesses such as when PUSH/POP instructions | 00 _H |
| System stack bank register (SSB) (*1) | | and interrupt registers are saved. The SSB is used when the stack flag in the condition register (CCR:S) is 1. The USB is used when the stack flag in the condition register (CCR:S) is 0. (*1) | 00 _H |
| Additional bank register (ADB) | Additional (AD) space | Data that overflows from the data (DT) space is stored. | 00 _H |

^{*1} The SSB is always used as an interrupt stack.

See Section 2.7.9 "Bank Registers (PCB, DTB, USB, SSB, ADB)" for details.




Figure 2.4-4 Sample Bank Addressing

■ Bank Addressing and Default Space

To improve instruction coding efficiency, each instruction has a defined default space for each addressing method, as shown in Table 2.4-2 "Addressing and Default Spaces". To use a space other than the default space, specify a prefix code for a bank before the instruction. This enables the bank space that corresponds to the specified prefix code to be accessed. See Section 2.9 "Prefix Codes" for details about prefix codes.

Table 2.4-2 Addressing and Default Spaces

| Default space | Addressing | | |
|--|--|--|--|
| Program space PC indirect, program access, branching | | | |
| Data space | Addressing using @RW0, @RW1, @RW4, and @RW5, @A, addr16, dir | | |
| Stack space | Addressing using PUSHW, POPW, @RW3, and @RW7 | | |
| Additional space | Addressing using @RW2 and @RW6 | | |

2.5 Memory Location of Multibyte Data

Multibyte data is written to memory sequentially from the lower address. If multibyte data is 32-bit data, the lower 16 bits are transferred followed by the upper 16 bits. If a reset signal is input immediately after the low-order data is written, the high-order data may not be written.

■ Storage of Multibyte Data in RAM

The lower 8 bits of the data is located at address n, and subsequent data is located at address n + 1, address n + 2, address n + 3, and so on, in this sequence.




Figure 2.5-1 Storage of Multibyte Data in RAM

■ Storage of Multibyte Operand




Figure 2.5-2 Storage of a Multibyte Operand in RAM

■ Storage of Multibyte Data in a Stack

PUSHW RW1,RW3

H
PUSHW_RW1,_RW3

(35A4H) (6DF0H)

FOH
A4H

RW1: 35A4H
RW3: 6DF0H

*1 Stack status after execution of the PUSHW instruction

Figure 2.5-3 Storage of Multibyte Data in a Stack

■ Multibyte Data Access

Multibyte data is generally accessed within a bank. For an instruction that accesses multibyte data, the address "FFFF $_H$ " is followed by "0000 $_H$ " in the same bank.




Figure 2.5-4 Multibyte Data Access on a Bank Boundary

2.6 Registers


 ${\sf F^2MC\text{-}16LX}$ registers are classified into internal dedicated CPU registers and built-in RAM general-purpose registers.

■ Dedicated Registers and General-Purpose Registers

Dedicated registers are built-in hardware in the CPU.

General-purpose registers coexist with RAM in the CPU address space.

Figure 2.6-1 Dedicated Registers and General-Purpose Registers



2.7 Dedicated Registers

The following 11 registers are dedicated registers in the CPU.

- Accumulator (A)
- User stack pointer (USP)
- System stack pointer (SSP)
- Processor status (PS)
- Program counter (PC)
- Direct page register (DPR)
- Program bank register (PCB)
- Data bank register (DTB)
- User stack bank register (USB)
- System stack bank register (SSB)
- Additional data bank register (ADB)

■ Configuration of Dedicated Registers

Figure 2.7-1 Configuration of Dedicated Registers




Table 2.7-1 Initial Values of the Dedicated Registers

| Dedicated register | Initial value | | |
|-------------------------------------|---|--|--|
| Accumulator (A) | Undefined | | |
| User stack pointer (USP) | Undefined | | |
| System stack pointer (SSP) | Undefined | | |
| Processor status (PS) | PS ILM RP CCR 0 0 0 0 0 0 0 0 0 0 0 1 x x x x x | | |
| Program counter (PC) | $\begin{array}{c} \text{Value in reset vector (contents of FFFDC}_{\text{H}}, \\ \text{FFFFDD}_{\text{H}}) \end{array}$ | | |
| Direct page register (DPR) | 01 _H | | |
| Program bank register (PCB) | Value in reset vector (contents of FFFFDE _H) | | |
| Data bank register (DTB) | 00 _H | | |
| User stack bank register (USB) | 00 _H | | |
| System stack bank register (SSB) | 00 _H | | |
| Additional data bank register (ADB) | 00 _H | | |

2.7.1 Accumulator (A)

The accumulator (A) consists of two 16-bit arithmetic operation registers (AH and AL). The accumulator is used to temporarily store the results of an arithmetic operation and data.

The accumulator (A) can be used as a 32-bit, 16-bit, or 8-bit register. Arithmetic operations can be performed between memory and other registers or between the higher 16-bit arithmetic operation register (AH) and the lower 6-bit arithmetic operation register (AL). The A register has a data retention function: When data not longer than a word is transferred to the AL register, data stored in the AL register before the transfer is transferred to the AH register. (Data is not retained for some instructions.)

Accumulator (A)

O Data transfer to the accumulator

The accumulator (A) can handle 32-bit (long word), 16-bit (word), and 8-bit (byte) data. The four-bit data transfer instruction (MOVN) is exceptionally provided but the data is processed in the same way as that for 8-bit data.

- For 32-bit data processing, the AH and AL registers are used in combination.
- For 16-bit and 8-bit data, the AL register is used while the AH register retains data in the AL register.
- Data not longer than a byte, when transferred to the AL register, becomes 16 bits long through sign or zero extension and is stored in the AL register. Data stored in the AL register can be handled as 16-bit or 8-bit data.

Figure 2.7-3 "Example of AL-AH Transfer in the Accumulator (A) (8-bit Immediate Value, Zero Extension)" to Figure 2.7-6 "Example of AL-AH Transfer in the Accumulator (A) (16 bits, Register Indirect)" show specific examples of transfer.

32-bit
AH
AL
Data transfer

AH
AL
Data save

(Zero extension or sign extension)

Figure 2.7-2 Data Transfer to the Accumulator

O Accumulator byte-processing arithmetic operation

*1 Becomes "000H" or "FFFH" for a 4-bit transfer instruction.

When a byte-processing arithmetic operation instruction is executed for the AL register, the upper 8 bits of the AL register before the arithmetic operation is executed are ignored. The upper 8 bits of the arithmetic operation results are all zeros.

O Initial value of the accumulator

The initial value after a reset is undefined.

Figure 2.7-3 Example of AL-AH Transfer in the Accumulator (A) (8-bit Immediate Value, Zero Extension)




Figure 2.7-4 Example of AL-AH Transfer in the Accumulator (A) (8-bit Immediate Value, Sign Extension)




Figure 2.7-5 Example of 32-bit Data Transfer to the Accumulator (A) (Register Indirect)





Figure 2.7-6 Example of AL-AH Transfer in the Accumulator (A) (16 bits, Register Indirect)



2.7.2 Stack Pointers (USP, SSP)

There are two types of stack pointers: a user stack pointer (USP) and a system stack pointer (SSP). Each stack pointer is a 24-bit register that indicates the memory address of the location of the destination for saved data or a return address when PUSH instructions, POP instructions, and subroutines are executed. The upper 8 bits of the stack address are specified by the user stack bank register (USB) or system stack bank register (SSB).

When the S flag of the condition code register (CCR) is 0, the USP and USB registers are valid. When the S flag is 1, the SSP and SSB registers are valid.

■ Stack Selection

The F²MC-16LX uses two types of stack: a system stack and a user stack.

The stack address is determined, as shown in Table 2.7-2 "Stack Address Specification", by the S flag in the processor status (PS:CCR).

Table 2.7-2 Stack Address Specification

| S flag | Stack address (24-bit) | |
|--------|----------------------------------|----------------------------|
| | Upper 8 bits | Lower 16 bits |
| 0 | User stack bank register (USB) | User stack pointer (USP) |
| 1 (*) | System stack bank register (SSB) | System stack pointer (SSP) |

(*): Initial value

Since a rest initializes the S flag to "1", the system stack is used by default. The system stack is used for interrupt routine stack operations and the user stack is used for all other types of stack operation. The system stack should be used unless the stack space is not divided.

Note:

When an interrupt is accepted, the S flag is set to "1" and thus the system stack is used.




Figure 2.7-7 Stack Operation Instruction and Stack Pointer

Note:

- To set a stack address in the stack pointer, use an even-numbered address. If an oddnumbered address is used, a word is accessed in two separate times.
- The USP and SSP registers have undefined initial values.

■ System Stack Pointer (SSP)

To use the system stack pointer (SSP), set the S flag in the condition code register (CCR) to "1". If the S flag is set to "1", the upper 8 bits of the address to be used for the stack operation are indicated by the system stack bank register (SSB).

For more information on the condition code register (CCR), see Section 2.7.4 "Condition Code Register (PS: CCR)". For more information on the system stack bank register (SSB), see Section 2.7.9 "Bank Registers (PCB, DTB, USB, SSB, ADB)".

■ User Stack Pointer (USP)

To use the user stack pointer (USP), set the S flag in the condition code register (CCR) to "0". If the S flag is set to "0", the upper 8 bits of the address to be used for the stack operation are indicated by the user stack bank register (USB).

For more information on the condition code register (CCR), see Section 2.7.4 "Condition Code Register (PS: CCR)". For more information on the system stack bank register (SSB), see Section 2.7.9 "Bank Registers (PCB, DTB, USB, SSB, ADB)".


2.7.3 Processor Status (PS)

The processor status (PS) consists of CPU control bits and bits that indicate the CPU status. The Processor status (PS) consists of the following three registers:

- Condition code register (CCR)
- Register bank pointer (RP)
- Interrupt level mask register (ILM)

■ Processor Status (PS) Configuration

Figure 2.7-8 Processor Status (PS) Configuration



O Condition Code Register (CCR)

This register consists of flags that are set to "1" or reset to "0" in accordance with instruction execution results or interrupts.

For more information on the flags, see Section 2.7.4 "Condition Code Register (PS: CCR)".

O Register Bank Pointer (RP)

This pointer points to the first address of the memory block (register bank) used as the general-purpose register in the RAM area.

There are 32 banks for general-purpose registers. Set values " 00_H to $1F_H$ " in the RP to specify a bank.

For the setting method and more information on this pointer, see Section 2.7.5 "Register Bank Pointer (PS: RP)".

○ Interrupt Level Mask Register (ILM)

This register indicates the level of an interrupt currently accepted by the CPU. The value is compared with that of the interrupt level setting bits (ICR: IL0 to IL2) in the interrupt control register (ICR00 to ICR15) set so that an interrupt request corresponds to each peripheral function (resource).

For the setting method and more information on this register, see Section 2.7.6 "Interrupt Level Mask Register (PS: ILM)".

2.7.4 Condition Code Register (PS: CCR)

The condition code register (CCR) is an 8-bit register that consists of the following bits:

- Bits that indicate the result of an arithmetic operation and the contents of transfer data
- Bits that control the acceptance of an interrupt request

■ Condition Code Register (CCR) Configuration

Refer to the programming manual for details about the status of the condition code register (CCR) during instruction execution.

RP **ILM CCR** bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit5 bit0 CCR initial value bit7 bit6 bit4 bit3 bit2 bit1 ILM2 ILM1 ILM0 B4 Ζ PS B3 B2 B1 B₀ S Т Ν C X01XXXXXB Interrupt enable flag Stack flag Sticky bit flag Negative flag Zero flag Overflow flag -Carry flag -X: Not used - : Undefined

Figure 2.7-9 Condition Code Register (CCR) Configuration

O Interrupt enable flag (I)

Interrupts are enabled when the I flag is set to "1", or disabled when the I flag is reset to "0", in response to any interrupt request other than software interrupts. The I flag is reset to "0" by an external or software reset.

O Stack flag (S)

This flag indicates the pointer used for a stack operation. The user stack pointer (USP) is valid if the S flag is reset to "0". The system stack pointer (SSP) is valid if the S flag is set to "1". The S flag is set to "1" when an interrupt is accepted or when an external or software reset is asserted.

For more information on the stack pointers, see Section 2.7.2 "Stack Pointers (USP, SSP)"

Sticky bit flag (T)

The T flag is set to "1" if the data shifted out of by the carry contains "1" during execution of a logical or arithmetic right shift instruction. Otherwise, the T flag is reset to "0". The T flag is also

reset to "0" if the shift amount is zero.

O Negative flag (N)

The N flag is set to "1" if the most significant bit (MSB) of the general-purpose registers (RL0 to RL3) that store the operation result is "1". Otherwise, the N flag is reset to "0".

For more information on general-purpose registers, see Section 2.8 "General-Purpose Registers".

O Zero flag (Z)

The Z flag is set to "1" if the general-purpose registers (RL0 to RL3) that store the operation result are " 0000_H ". Otherwise, the Z flag is reset to "0".

For more information on general-purpose registers, see Section 2.8 "General-Purpose Registers".

Overflow flag (V)

The V flag is set to "1" if an overflow occurs in a signed numeric value. Otherwise, the V flag is reset to "0".

O Carry flag (C)

The C flag is set to "1" if a carry from the most significant bit or a borrow to the least significant bit occurs during an arithmetic operation. Otherwise, the C flag is reset to "0".


2.7.5 Register Bank Pointer (PS: RP)

The register bank pointer (RP) is a five-bit register that points to the first address of the general-purpose register bank currently used.

■ Register Bank Pointer (RP)

Figure 2.7-10 "Configuration of the Register Bank Pointer (RP)" shows the configuration of the register bank pointer (RP) register.


Figure 2.7-10 Configuration of the Register Bank Pointer (RP)



■ General-Purpose Register Area and Register Bank Pointer

The register bank pointer (RP) points to the relationship between the general-purpose register of the $F^2MC-16LX$ and the address in internal RAM. The relationship between the contents of the RP register and the address follows the conversion rules shown in Figure 2.7-11 "Conversion Rules for Physical Address of General-Purpose Register Area".

Figure 2.7-11 Conversion Rules for Physical Address of General-Purpose Register Area



 Although an assembler instruction can use an 8-bit immediate value transfer instruction for transfer to the register bank pointer (RP). However, only the lower 5 bits of the data are valid.


2.7.6 Interrupt Level Mask Register (PS: ILM)

The interrupt level mask register (ILM) is a 3-bit register that indicates the level of the interrupt currently accepted by the CPU.

■ Interrupt Level Mask Register (ILM)

See CHAPTER 6 "INTERRUPTS" for details about interrupts.

Figure 2.7-12 Configuration of the Interrupt Level Mask Register (ILM)



The interrupt level mask register (ILM) indicates the level of the interrupt currently accepted by the CPU.

A level of the interrupt currently accepted by the CPU can be set in the ILM register. The CPU does not accept any interrupt with an interrupt level lower than that set in the ILM register.

- A reset sets the highest interrupt level in the ILM register, causing no interrupt to be accepted.
- Although an assembler instruction can use an 8-bit immediate value transfer instruction for transfer to the interrupt level mask register (ILM). However, only the lower 3 bits of the data are valid.

Table 2.7-3 Interrupt Level Mask Register (ILM) and Interrupt Level Priority

| ILM2 | ILM1 | ILM0 | Interrupt level | Interrupt level priority |
|------|------|------|--------------------|-------------------------------|
| 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | Highest (interrupts disabled) |
| 0 | 1 | 0 | 2 | ^ |
| 0 | 1 | 1 | 3 | |
| 1 | 0 | 0 | 4 | |
| 1 | 0 | 1 | 5 | |
| 1 | 1 | 0 | 6 | ↓ |
| 1 | 1 | 1 | 7 | Lowest |

2.7.7 Program Counter (PC)

The program counter (PC) is a 16-bit counter that indicates the lower 16 bits of the address of the next instruction to be executed by the CPU.

■ Program Counter (PC)

The program bank register (PCB) specifies the upper 8 bits, and the program counter (PC) specifies the lower 16 bits, of the address of the next instruction to be executed by the CPU. The address of the next instruction to be executed is as shown in Figure 2.7-13 "Program Counter (PC)". The contents of the PC are updated by conditional branch instructions, subroutine call instructions, interrupts, and resets. The PC can also be used as a base pointer for reading operands.

For more information on the PCB, see Section 2.7.9 "Bank Registers (PCB, DTB, USB, SSB, ADB)".

Upper 8 bits

PCB FEH

PC ABCDH

FEABCDH

Next instruction to be executed

Figure 2.7-13 Program Counter (PC)

Note:

The PC and PCB cannot be rewritten directly by a program (instructions such as MOV PC and #0FF_H).

2.7.8 Direct Page Register (DPR)

The direct page register (DPR) is an 8-bit register that specifies bits 8 to 15 (addr8 to addr15) of the operand address when a short direct addressing instruction is executed. A reset initializes the DPR to "01_H".

■ Direct Page Register (DPR)

For information on the abbreviated direct address specification method, see Appendix B.3 "Direct Addressing".

Figure 2.7-14 Physical Address Generation by the Direct Page Register (DPR)





Figure 2.7-15 Example of Direct Page Register (DPR) Setting and Data Access



2.7.9 Bank Registers (PCB, DTB, USB, SSB, ADB)

Bank registers specify the highest 8-bit address by bank addressing. The five bank registers are as follows:

- Program bank register (PCB)
- Data bank register (DTB)
- User stack bank register (DTB)
- System stack bank register (SSB)
- Additional bank register (ADB)

The PCB, DTB, USB, SSB, and ADB registers indicate the individual memory banks where the program space, data space, user stack space, system stack space, and additional space are located.

■ Bank Registers (PCB, DTB, USB, SSB, ADB)

Program bank register (PCB)

The PCB is a bank register that specifies the program (PC) space.

O Data bank register (DTB)

The DTB is a bank register that specifies the data (DT) space.

O User stack bank register (USB), system stack bank register (SSB)

The USB and SSB are bank registers that specify the stack (SP) space.

Additional bank register (ADB)

The ADB is a bank register that specifies the additional (AD) space.

O Bank settings and data access

All bank registers are 8 bits in length. A reset initializes the PCB to "FF $_{\rm H}$ " and the DTB, USB, SSB, and ADB to " $00_{\rm H}$ ". The PCB can be read but cannot be written to. Bank registers other than the PCB can be read and written to.

Note:

The MB90560/565 series supports up to the memory space contained in the device.

See Section 2.4.2 "Address Specification by Bank Addressing" for the operation of each register.

2.8 General-Purpose Registers

The general-purpose registers are a memory block allocated in RAM at $000180_{\rm H}$ to $00037F_{\rm H}$ as register banks, each of which consists of eight 16-bit segments.

The general-purpose registers can be used as general-purpose 8-bit registers (byte registers R0 to R7), 16-bit registers (word registers RW0 to RW7), or 32-bit registers (long-word registers RL0 to RL7).

General-purpose registers can access RAM with a short instruction at high speed. Since general-purpose registers are blocked into register banks, protection of register contents and division into function units can readily be performed. When a general-purpose register is used as a long-word register, it can be used as a linear pointer that directly accesses the entire space.

■ Configuration of a General-Purpose Register

General-purpose registers exist in RAM at " $000180_{\rm H}$ " to " $00037F_{\rm H}$ " and are configured as 32 banks. The register bank pointer (RP) specifies the bank. The RP determines the first address of each bank as shown in the following equation. 16 bits multiplied by 8 are defined as one register bank.

First address of general-purpose register = 000180_H + RP x 10_H

For more information on the PR, see Section 2.7.5 "Register Bank Pointer (PS: RP)".

Built-in RAM Byte Byte 000380н Register bank 31 address address 000370⊦ Register bank 30 02СЕн 02CFн RW7 R6 R7 000360н RL3 02CD_H RW6 02ССн R4 R5 02САн R2 R3 02CB_H RW5 RL2 0002Е0н 02С9н RW4 02C8_H R1 R0 Register bank 21 0002D0н 02С6н 02С7н RW3 Register bank 20 0002С0н RL1 Register bank 19 02С4н RW2 02С5н 0002B0+ 02С2н 02С3н RW1 RL0 14н 02С1н 02С0н RΡ RW0 LSB MSB 16bit 0001В0н Register bank 2 0001А0н Conversion formula [000180H + RP x 10H] Register bank 1 000190н Register bank 0 R0 to R7: Byte registers 000180⊦ RW0 to RW7: Word registers RL0 to L3: Long-word registers MSB: Most Sifnificant Bit Least Significant Bit LSB:

Figure 2.8-1 Location and Configuration of the General-Purpose Register Banks in the Memory Space

Note:

The register bank pointer (RP) is initialized to 00_H after a reset.

■ Register Bank

A reset does not initialize the contents of the register bank as with RAM but the status before reset is retained. A power-on reset, however, makes the contents undefined.

Table 2.8-1 Typical Functions of General-Purpose Registers

| Register name | Function |
|---------------|---|
| R0 to R7 | Used as an operand in various instructions Note: R0 is also used as a barrel shift counter and an instruction normalization counter |
| RW0 to RW7 | Used as a pointer Used as an operand in various instructions Note: RW0 is used also as a string instruction counter |
| RL0 to RL3 | Used as a long pointer Used as an operand in various instructions |

2.9 Prefix Codes

Prefix codes are placed before an instruction to partially change the operation of the instruction. The three types of prefix codes are as follows:

- Bank select prefix (PCB, DTB, ADB, SPB)
- Common register bank prefix (CMR)
- Flag change suppression prefix (NCC)

■ Prefix Codes

○ Bank select prefix (PCB, DTB, ADB, SPB)

A bank select prefix is placed before an instruction to select the memory space to be accessed by the instruction regardless of the addressing method.

For more information, see Section 2.9.1 "Bank Select Prefix (PCB, DTB, ADB, SPB)".

O Common register bank prefix (CMR)

The common register bank prefix is placed before an instruction that accesses a register bank to change the register accessed by the instruction to the common bank (register bank selected when RP = 0) at 000180_H to $00018F_H$ regardless of the current register bank pointer (RP) value.

For more information, see Section 2.9.2 "Common Register Bank Prefix (CMR)".

○ Flag change suppression prefix (NCC)

The flag change suppression prefix code is placed before an instruction to suppress a flag change accompanying the execution of the instruction.

For more information, see Section 2.9.3 "Flag Change Suppression Prefix (NCC)".

2.9.1 Bank Select Prefix (PCB, DTB, ADB, SPB)

Memory space used for data access is determined for each addressing method. However, placing a bank select prefix before an instruction selects the memory space to be accessed by the instruction regardless of the addressing method.

■ Bank Select Prefixes (PCB, DTB, ADB, SPB)

Table 2.9-1 Bank Select Prefix Codes

| Bank select prefix | Selected space |
|--------------------|---|
| РСВ | Program space |
| DTB | Data space |
| ADB | Additional space |
| SPB | When the value of the S flag in the condition code register (CCR) is 0 and the user stack space is 1, the system stack space is used. |

If a bank select prefix is used, some instructions perform an unexpected operation.

Table 2.9-2 Instructions Not Affected by Bank Select Prefix Codes

| Instruction type | | Instru | ıction | | Effect of bank select prefix |
|------------------------------|---|---|------------------------------|---|---|
| String instruction | MOVS SCEQ FILS | | MOVSW SCWEQ FILSW | | The bank register specified by the operand is used irrespective of whether a prefix is used. |
| Stack operation instruction | PUSHW | | POPW | | When the S flag is 0, the user stack bank (USB) is used whether or not there is a prefix. When the S flag is 1, the system stack bank (SSB) is used regardless of whether a prefix is used. |
| I/O access instruction | MOV MOVW MOV MOVB SETB BBC WBTC | A,io A,io io, A io,#imm8 A,io:bp io:bp io:bp, rel io,bp | MOVX MOVW MOVB CLRB BBS WBTS | A,io io, A io,#imm16 io:bp,A io:bp io:bp, rel io:bp | The I/O space (000000 _H to 0000FF _H) is accessed whether or not there is a prefix. |
| Interrupt return instruction | RETI | | | | The system stack bank (SSB) is used whether or not a prefix is used. |

Table 2.9-3 Instructions Whose Use Requires Caution When Bank Select Prefix

| Instruction type | Instruction | | Explanation |
|-------------------------|-------------|--------------------------|---|
| Flag change instruction | AND OR | CCR, #imm8 CCR, #imm8 | The effect of the prefix extends to the next instruction. |
| ILM setting instruction | MOV | ILM, #imm8 | The effect of the prefix extends to the next instruction. |
| PS return instruction | POPW | PS | Do not place a bank select prefix before the PS return instruction. |

2.9.2 Common Register Bank Prefix (CMR)

Placing the common register bank prefix (CMR) before an instruction that accesses a register bank changes the register accessed by it to the common bank at "000180 $_{\rm H}$ " to "00018F $_{\rm H}$ " (register bank selected when RP = "00 $_{\rm H}$ ") regardless of the current register bank pointer (RP) value.

■ Common Register Bank Prefix (CMR)

To facilitate data exchange between multiple tasks, the F^2MC -16LX provides a common bank that can be commonly used by these tasks. The common bank is located at addresses "000180_H" to "00018F_H".

However, be careful when you use this prefix with the instructions listed in Table 2.9-4 "Instructions Whose Use Requires Caution When the Common Register Bank Prefix (CMR) Is Used ".

Table 2.9-4 Instructions Whose Use Requires Caution When the Common Register Bank Prefix (CMR) Is Used

| Instruction type | Instruction | | | Explanation |
|-------------------------|----------------------|-----------|-------------------------|--|
| String instruction | MOVS SCEQ FILS | | MOVSW SCWEQ FILSW | Do not place the CMR prefix before the string instruction. |
| Flag change instruction | AND | CCR,#imm8 | OR CCR,#imm8 | The effect of the prefix extends to the next instruction. |
| PS return instruction | POPW | PS | | The effect of the prefix extends to the next instruction. |
| ILM setting instruction | MOV | ILM,#imm8 | | The effect of the prefix extends to the next instruction. |

2.9.3 Flag Change Suppression Prefix (NCC)

The flag change suppression prefix (NCC) code is set before an instruction to suppress a flag change accompanying the execution of the instruction.

■ Flag Change Suppression Prefix (NCC)

Use the flag change suppression prefix (NCC) to suppress unnecessary flag changes. Changes in the T, N, Z, V, and C flags can be suppressed.

Be careful when you use this prefix with the instructions listed in Table 2.9-5 "Instructions Whose Use Requires Caution When the Flag Change Suppression Prefix (NCC) Is Used ".

For more information on the T, N, Z, V, and C flags, see Section 2.7.4 "Condition Code Register (PS: CCR)".

Table 2.9-5 Instructions Whose Use Requires Caution When the Flag Change Suppression Prefix (NCC) Is Used

| Instruction type | | Instruc | tion | Explanation |
|--|----------------------|------------------|-------------------------|---|
| String instruction | MOVS SCEQ FILS | | MOVSW SCWEQ FILSW | Do not place the NCC prefix before the string instruction. |
| Flag change instruction | AND | CCR,#imm8 | OR CCR,#imm8 | The condition code register (CCR) changes as defined in the instruction specification whether or not a prefix is used. The effect of prefix extends to the next instruction. |
| PS return instruction | POPW | PS | | The condition code register (CCR) changes as defined in the instruction specification whether or not a prefix is used. The effect of prefix extends to the next instruction. |
| ILM setting instruction | MOV | ILM,#imm8 | | The effect of prefix extends to the next instruction. |
| Interrupt instruction Interrupt return instruction | INT INT RETI | #vct8 adder16 | INT9 INTP addr24 | The condition code register (CCR) changes as defined in the instruction specification whether or not a prefix is used. |
| Context switch instruction | JCTX | @A | | The condition code register (CCR) changes as defined in the instruction specification whether or not a prefix is used. |

2.9.4 Restrictions on Prefix Codes

The following restrictions are imposed on the use of prefix codes:

- Interrupt requests are not accepted during the execution of prefix codes and interrupt suppression instructions.
- If a prefix code is placed before an interrupt instruction, the effect of the prefix code is delayed.
- If consecutively placed prefix codes conflict, the last prefix code is valid.
- Prefix Codes and Interrupt Suppression Instructions


Table 2.9-6 Prefix Codes and Interrupt Suppression Instructions

| | Prefix codes | • | suppression instructions (instructions delay the effect of prefix codes) |
|--|--|--------------------------|--|
| Instructions that do not accept interrupt requests | PCB DTB ADB SPB CMR NCC | MOV OR AND POPW | ILM, #imm8 CCR, #imm8 CCR, #imm8 PS |

Interrupt Suppression

As shown in Figure 2.9-1 "Interrupt Suppression", an interrupt request generated during the execution of prefix codes and interrupt instructions is not accepted. The interrupt is not processed until the first instruction that is not governed by a prefix code or that is not an interrupt suppression instruction is executed.


Figure 2.9-1 Interrupt Suppression



O Delay of the effect of prefix codes

If a prefix code is placed before an interrupt suppression instruction, the prefix code takes effect with the first instruction executed after the interrupt suppression instruction.


Figure 2.9-2 Interrupt Suppression Instructions and Prefix Codes



■ Consecutive Prefix Codes

When consecutive conflicting prefix codes (PCB, ADB, DTB, and SPB) are specified, the last prefix code is valid.

Figure 2.9-3 Consecutive Prefix Codes



2.9.5 Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction

To use the "DIV A, Ri" or "DIVW A, RWi" instruction, set the bank register to "00H".

■ Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction

Table 2.9-7 Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction (i = 0 to 7)

| Instruction | Bank register name to be affected by executing the instruction described on the left | Address in which the remainder is stored |
|-------------|--|---|
| DIV A,R0 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +8 _H :16 lower bits) |
| DIV A,R1 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +9 _H :16 lower bits) |
| DIV A,R4 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +C _H :16 lower bits) |
| DIV A,R5 | DTD | (DTB:8 upper bits)+(0180 _H +RPx10 _H +D _H :16 lower bits) |
| DIVW A,RW0 | DTB | (DTB:8 upper bits)+(0180 _H +RPx10 _H +0 _H :16 lower bits) |
| DIVW A,RW1 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +2 _H :16 lower bits) |
| DIVW A,RW4 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +8 _H :16 lower bits) |
| DIVW A,RW5 | | (DTB:8 upper bits)+(0180 _H +RPx10 _H +A _H :16 lower bits) |
| DIV A,R2 | | (ADB:8 upper bits)+(0180 _H +RPx10 _H +A _H :16 lower bits) |
| DIV A,R6 | ADB | (ADB:8 upper bits)+(0180 _H +RPx10 _H +E _H :16 lower bits) |
| DIVW A,RW2 | ADB | (ADB:8 upper bits)+(0180 _H +RPx10 _H +4 _H :16 lower bits) |
| DIVW A,RW6 | | (ADB:8 upper bits)+(0180 _H +RPx10 _H +E _H :16 lower bits) |
| DIV A,R3 | | (USB ^(*2) 8 upper bits)+(0180 _H +RPx10 _H +B _H :16 lower bits) |
| DIV A,R7 | USB SSB ^(*1) | (USB ^(*2) 8 upper bits)+(0180 _H +RPx10 _H +F _H F6 lower bits) |
| DIVW A,RW3 | | (USB ^(*2) 8 upper bits)+(0180 _H +RPx10 _H +6 _H :16 lower bits) |
| DIVW A,RW7 | | (USB ^(*2) 8 upper bits)+(0180 _H +RPx10 _H +E _H :16 lower bits) |

^{*1 :} Depending on the S bit in the CCR register

If the bank register (DTB, ADB, USB, SSB) value is " 00_H ", the remainder obtained through division is stored in the instruction operand register. Otherwise, the upper-8-bit address is specified in the bank register corresponding to the instruction operand register, and the lower-16-bit address is the same as the address in the instruction operand register. The remainder is stored in the bank register specified by the upper 8 bits.

^{*2:} When the S bit in the CCR register is 0.

Example:

If "DIV A, R0" is executed when DTB = " 053_{H} " and RP = " 03_{H} ", the R0 address is " 0180_{H} " + RP (" 03_{H} ") x " 10_{H} " + " 08_{H} " (R0 equivalent address) = " 000188_{H} ".

Here, the bank register specified by "DIV A, R0" is a data bank register (DTB), the remainder is stored at the address to which the bank address " 053_{H} " is added, i.e., " $05301B8_{H}$ ". (For more information on the Ri and RWi registers, see Section 2.8 "General-Purpose Registers".)

■ Careful Development Based on the Above Notes

To allow you to develop a program while working around the precautions on using the "DIV A, Ri" or "DIVW A, RWi" instruction, we provide a special compiler and a special assembler. The compiler has been modified so that it does not generate the instructions shown in Table 2.9-7 "Notes on Using the "DIV A, Ri" or "DIVW A, RWi" Instruction (i = 0 to 7)". The assembler has an additional function that replaces the above instructions with equivalent instruction sequences. Use the following compiler and assembler:

- · Compiler:
 - cc907 V02L06 or later versions, and fcc907s V30L02 or later versions.
- Assembler:
 - asm907a V03L04 or later versions, and fasm907s V30L04 (Rev. 300004) or later versions.

CHAPTER 2 CPU

CHAPTER 3 RESETS

This chapter describes resets for the MB90560/565 series.

- 3.1 "Resets"
- 3.2 "Reset Causes and Oscillation Stabilization Wait Intervals"
- 3.3 "External Reset Pin"
- 3.4 "Reset Operation"
- 3.5 "Reset Cause Bits"
- 3.6 "Status of Pins in a Reset"

3.1 Resets

If a reset cause is generated, the CPU stops the current execution process and waits for the reset to be cleared. When the reset is cleared, the CPU begins processing at the address indicated by the reset vector.

There are four causes of a reset:

- Power-on reset (at power-on)
- Watchdog timer overflow (during the use of a watchdog timer)
- External reset input via the RST pin
- Setting "0" in the internal reset signal generation bit (RST) of the low power consumption mode control register (software reset)

■ Reset Causes

Table 3.1-1 Reset Causes

| Type of reset | Cause | Machine clock | Watchdog timer | Oscillation stabilization wait |
|----------------|--|--------------------------------|-------------------|--------------------------------|
| External pin | "L" level input to RST pin | Main clock frequency (MCLK) | Stop | No |
| Software | "0" written to the internal reset signal generation bit (RST) of the low power consumption mode control register (LPMCR) | Main clock frequency (MCLK) | Stop | No |
| Watchdog timer | Watchdog timer overflow if the watchdog function is enabled | Main clock frequency (MCLK) | Stop | No |
| Power-on | Power-on | Main clock frequency (MCLK) | Stop | Yes |

MCLK: Main clock frequency (oscillation clock frequency divided by 2: 2/HCLK)

External reset

An external reset is generated if the external reset terminal (\overline{RST} terminal) is set to the "L" level. The "L" level must be input at least for 16 machine cycles (16/ ϕ). While the machine clock is used, no oscillation stabilization wait interval is placed even if a reset occurs due to the "L" level input to the external reset pin.

Reference:

If this pin is asserted while an instruction is executed via the external reset pin (while a transfer instruction such as MOV is executed), the reset input becomes valid after the instruction being executed is completed.

For a string-processing instruction (such as MOVS), however, the reset input may become valid before the transfer due to the specified counter value is completed.

If the external reset pin is asserted, the port pin enters the reset status regardless of the instruction execution cycle (asynchronous operation if asserted).

Software reset

A software reset is a reset for three machine cycles $(3/\phi)$ generated by writing "0" to the internal reset signal generation bit (RST) of the low power consumption mode control register (LPMCR). The oscillation stabilization wait interval is not required for software resets.

Watchdog timer reset

A watchdog timer reset is generated unless "0" is written to the watchdog timer control bit (WTE) of the watchdog timer control register (WDTC) within the time specified in the interval time setting bits (WT1, WT0) of the WDTC after the watchdog timer is activated.

O Power-on reset

A power-on reset is generated when the power is turned on. The oscillation stabilization wait interval for the MB90V560 and MB90F562/B is fixed at 2¹⁸/HCLK (about 65.54 ms if the source oscillation is 4 MHz). The oscillation stabilization wait interval for the MB90561/A, MB90562/A, MB90F568, MB90567, and MB90568 is fixed at 2¹⁷/HCLK (about 32.77 ms if the source oscillation is 4 MHz). A reset occurs after the oscillation stabilization wait interval has elapsed.

Information: Definition of clocks

HCLK: Oscillation clock frequency (Clock supplied from the oscillation pin)

MCLK: Main clock frequency (Clock obtained by dividing the source oscillation by two)

Machine clock (CPU operating clock)

1/6: Machine cycle (CPU operating clock cycle)

See Section 4.1 "Clocks" for details about clocks.

3.2 Reset Causes and Oscillation Stabilization Wait Intervals

The F^2MC -16LX has four reset causes. The oscillation stabilization wait interval for a reset depends on the reset cause.

■ Reset Causes and Oscillation Stabilization Wait Intervals

Table 3.2-1 Reset Causes and Oscillation Stabilization Wait Intervals

| Reset cause | Oscillation stabilization wait interval The corresponding time interval for an oscillation clock frequency of 4 MHz is given in parentheses. |
|----------------|---|
| Power-on reset | MB90V560, MB90F562/B: 2 ¹⁸ /HCLK (approximately 65.54 ms) MB90561/A, MB90562/A, MB90F568, MB90567, MB90568: 2 ¹⁷ /HCLK (approximately 32.77 ms) |
| Watchdog timer | None. (The WS1 and WS0 bits are initialized to "11 _B ".) |
| External reset | None. (The WS1 and WS0 bits are initialized to "11 _B ".) |
| Software reset | None. (The WS1 and WS0 bits are initialized to "11 _B ".) |

HCLK: Oscillation clock frequency (MHz)

MB90V560/MB90F562/MB90F562B Vcc CLK **CPU** operation 217/HCLK Falling-edge circuit stabilization wait interval 2¹⁸/HCLK Oscillation stabilization wait interval MB90561/A, MB90562/A, MB90F568, MB90567, MB90568 Vcc CLK **CPU** operation 217/HCLK Oscillation stabilization wait interval HCLK: Oscillation clock frequency (MHz)

Figure 3.2-1 Oscillation Stabilization Wait Interval for the MB90560 and 565 Series during a Power-on Reset

Note:

Oscillation clock oscillators generally require an oscillation stabilization wait interval from the start of oscillation until they stabilize at their natural frequency. Be sure to set a proper oscillation stabilization wait interval for the oscillator to be used.


See Section 4.5 "Oscillation Stabilization Wait Interval" for details about Oscillation Stabilization Wait Interval.

3.3 External Reset Pin

A reset occurs if an "L" level signal is input to the external reset pin (RST pin).

■ Block Diagrams of the External Reset Pin

Figure 3.3-1 Block Diagram of Reset Occurrence



Note:

The machine clock is required to initialize the internal circuit. When a reset signal is input, the clock must be supplied from the oscillation pin.

3.4 Reset Operation

When a reset is cleared, the mode data and the reset vector stored in the internal or external memory are fetched. The mode data register determines the CPU operating mode. The reset vector determines the execution start address used after a reset sequence ends.

■ Overview of Reset Operation




Figure 3.4-1 Reset Operation Flow

■ Mode Pins

Setting the mode pins (MD0 to MD2) specifies how to fetch the mode data and the reset vector. Fetching the mode data and the reset vector is performed in the reset sequence. See Section 7.2 "Mode Pins (MD2 to MD0)" for details about mode pins.

■ Mode Data Fetch

When a reset is cleared, the CPU transfers mode data to the mode data register. After the mode data is transferred, the reset vector is transferred to the program counter (PC) and the program counter bank register (PCB).

The mode data register can determine the bus mode and the bus width. The reset vector can determine the program start address.

For more information, see CHAPTER 7 "SETTING A MODE".

FFFDEH Bits 23 to 16 of the reset vector

FFFFDCH Bits 7 to 0 of the reset vector

PCB

F2MC-16LX CPU core

Mode register

Mode register

PCB

PCB

Figure 3.4-2 Transfer of Reset Vector and Mode Data

Reference:

Set the mode pins to specify whether the mode data and the reset vector should be read from internal ROM (or flash memory) or from external memory. If the mode pins are set to external memory, the mode data and the reset vector are read from the external memory. If the mode pins are set to internal ROM (or flash memory), the mode data and the reset vector are read from the internal ROM (or flash memory). If the single-chip mode is used, set the mode pins to internal ROM (or flash memory).

For more information, see Section 7.2 "Mode Pins (MD2 to MD0)".

Mode data register (address: FFFFDF_H)

The mode data register setting can be changed while a reset sequence is executed. The mode data register setting is valid after a reset vector is fetched. No new contents can be written to the mode data register even if an instruction is used to specify mode data at "FFFFDF $_{\rm H}$ ".

For more information, see Section 7.3 "Mode Data Register".

○ Reset vector (address: "FFFFDC_H" to "FFFFDE_H")

The reset vector determines the program start address used after a reset is cleared. A program is executed from the address specified in the reset vector.

3.5 Reset Cause Bits

Read the watchdog timer control register (WDTC) to identify a reset cause.

■ Reset Cause Bits

Read the reset cause flag bits PONR, WRST, ERST, and SRST of the watchdog timer control register (WDTC) to identify a reset cause. If a reset cause needs to be identified after a reset is cleared, read the reset cause flag bits PONR, WRST, ERST, and SRST of the watchdog timer control register (WDTC).

The PONR, WRST, ERST, and SRST bits are cleared to "0" if the watchdog timer control register (WDTC) is read.




Figure 3.5-1 Block Diagram of Reset Cause Bits

■ Correspondence between Reset Cause FLAG Bits and Reset Causes

Figure 3.5-2 Configuration of Reset Cause Bits (Watchdog Timer Control Register)




Table 3.5-1 Correspondence between Reset Cause Bits and Reset Causes

| Reset cause | PONR | WRST | ERST | SRST |
|-------------------------------------|------|------|------|------|
| Power-on reset | 1 | X | Х | Х |
| Watchdog timer overflow | * | 1 | * | * |
| External reset request via RSTX pin | * | * | 1 | * |
| Software reset request | * | * | * | 1 |

*: Previous state retained

X: Undefined

■ Notes about Reset Cause Bits

O Multiple reset causes generated at the same time

When multiple reset causes are detected, the PONR, WRST, ERST, and SRST bits of the watchdog timer control register (WDTC) are set to "1".

[Example]

If an external reset and a watchdog timer reset occur at the same time, the ERST and WRST bits of the watchdog timer control register (WDTC) are set to "1".

O Power-on reset

If a power-on reset occurs, the PONR bit of the watchdog timer control register (WDTC) is set to "1" and the WRST, ERST, and SRST bits are undefined.

If the PONR bit is set to "1", the contents of the WRST, ERST, and SRST bits should be ignored.

O Clearing the reset cause flag bits

The PONR, WRST, ERST, and SRST bits are cleared to "0" if the watchdog timer control register (WDTC) is read. In other words, these reset cause flag bits are not cleared to "0" unless the watchdog timer control register (WDTC) is read even if a reset occurs.

3.6 Status of Pins in a Reset

This section describes the status of pins when a reset occurs.

■ Status of Pins during a Reset

Ports 0 to 6 becomes a high impedance output by reset, and the mode data is read from internal ROM (or flash memory).

■ Status of Pins after Mode Data is Read

After mode data is read, Ports 0 to 6 becomes a high impedance output, and the mode data is read from internal ROM (or flash memory).

Note:

Specify an external pin level that disables external circuits.

See Table 5.7-1 "State of Pins in Single-Chip Mode" for information about the state of pins during a reset.

CHAPTER 4 CLOCKS

This chapter describes the clocks used by MB90560/565-series.

- 4.1 "Clocks"
- 4.2 "Block Diagram of the Clock Generation Block"
- 4.3 "Clock Selection Register (CKSCR)"
- 4.4 "Clock Mode"
- 4.5 "Oscillation Stabilization Wait Interval"
- 4.6 "Connection of an Oscillation or an External Clock to the Microcontroller"

4.1 Clocks

The clock generation block controls the operating clock of the CPU and peripheral functions (resources). The following four clocks are available:

- Oscillation clock
- Main clock
- PLL clock
- Machine clock

■ Clocks

The clock generation block contains the oscillation circuit and the PLL clock multiplier circuit. The clock generation block controls the oscillation stabilization wait interval and PLL clock multiplication as well as controls the operation of switching the clock with a clock selector.

Oscillation clock frequency (HCLK)

The oscillation clock is generated either from an oscillator connected to the X0 and X1 pins or by input of an external clock.

Main clock

The main clock, which is the oscillation clock divided by 2, supplies the clock input to the timebase timer and the clock selector.

○ PLL clock (PCLK)

The PLL clock is obtained by multiplying the oscillation clock in the internal PLL clock multiplier circuit. Four different clocks (multiplied by 1 through 4) can be generated.

Machine clock


The machine clock is the operating clock of the CPU and peripheral functions (resources). One machine clock cycle is called a machine cycle. Either the main clock or a PLL clock can be selected.

Note:

If the operating voltage is 5 V, an oscillation clock frequency from 3 MHz to 16 MHz can be used. The maximum operating frequency of the CPU and peripheral functions (resources) is 16 MHz. If a frequency multiplier higher than the operating frequency is specified, devices will not operate normally. If the oscillation clock of 16MHz is generated, only a multiplier of 1 can be specified.

■ Clock Supply Map

Figure 4.1-1 Clock Supply Map




4.2 Block Diagram of the Clock Generation Block

The clock generation block consists of the following five blocks:

- System clock generation circuit
- PLL multiplier circuitS
- Clock selector
- Clock selection register (CKSCR)
- Oscillation stabilization wait interval selector

■ Block Diagram of the Clock Generation Block

Figure 4.2-1 Block Diagram of the Clock Generation Block



O System clock generation circuit

The system clock generation circuit generates an oscillation clock from an oscillator connected to the X0 and X1 pins or by input of an external clock.

O PLL multiplier circuit

The PLL multiplier circuit multiplies the oscillation clock and supplies the resultant clock to the clock selector.

O Clock selector

The clock selector selects the clock to be supplied to the CPU and peripheral clock control circuits from among the main clock and the PLL clock.

O Clock selection register (CKSCR)

The clock selection register selects the machine clock and determines the oscillation stabilization wait interval and the PLL clock multiplier, etc.

O Oscillation stabilization wait interval selector

The oscillation stabilization wait interval selector selects the oscillation stabilization wait interval of the oscillation clock when the stop mode is cleared. One of the four time-base timer outputs is selected to determine the oscillation stabilization wait interval.

4.3 Clock Selection Register (CKSCR)

The clock selection register (CKSCR) switches the machine clock and sets the oscillation stabilization wait interval and the PLL clock multiplier, etc.

■ Configuration of the Clock Selection Register (CKSCR)

Figure 4.3-1 Configuration of the Clock Selection Register (CKSCR)




Table 4.3-1 Function Description of Each Bit of the Clock Selection Register (CKSCR)

| | Bit name | Function |
|------------------|---|---|
| bit 15 bit 11 | RESV: Reserved bit | Always set "1". |
| bit 14 | MCM: Machine clock indication bit | This bit indicates whether the main clock or a PLL clock has been selected as the machine clock. When this bit is set to "0", a PLL clock has been selected. When this bit is set to "1", the main clock has been selected. If the machine clock selection bit (MCS) is set to "0" and MCM is set to "1", the PLL clock oscillation stabilization wait interval is in effect. |
| bit 13 bit 12 | WS1, WS0: WS1, WS0: Oscillation stabilization wait interval selection bits | These bits select the oscillation stabilization wait interval for the oscillation clock after the stop mode has been cleared due to an external interrupt. A reset cause initializes these bits to "11_B". Specify an oscillation stabilization wait interval appropriate for the oscillator used. |
| bit 10 | MCS: Machine clock selection bit | This bit specifies whether the main clock or a PLL clock is selected as the machine clock. When this bit is set to "0", a PLL clock is selected. When this bit is set to "1", the main clock is selected. If this bit has been set to "1" and is reset to "0", the oscillation stabilization wait interval for the PLL clock starts. As a result, the time-base timer counter and the interrupt request flag bit (TBOF) of the time-base timer counter control register (TBTC) are cleared to "0". For PLL clocks, the oscillation stabilization wait interval is fixed to 2¹⁴/HCLK. The oscillation stabilization wait interval is about 4.1 ms if the oscillation clock frequency is 4 MHz.) When the main clock has been selected, the oscillation clock divided by 2 is used as the machine clock. The machine clock frequency is 2 MHz if the oscillation clock frequency is 4 MHz. A reset initializes this bit to 1. Note: The MCS bit set to "1" can be reset to "0" while the interrupt request enable bit (TBIE) of the time-base timer counter control register (TBTC) or the interrupt level mask register (ILM) are set to disable timer-base timer interrupt requests. |
| bit 9 bit 8 | CS1, CS0: Multiplier selection bits | These bits select a PLL clock multiplier. One of the four multipliers can be selected. A reset initializes these bits to "00_B". Note: These bits cannot be set while the machine clock selection bit (MCS) or the machine clock indication bit (MCM) is set to "0". Set these bits only after setting the MCS bit to "1". |

HCLK: Oscillation clock frequency

4.4 Clock Mode

Two clock modes are provided: main clock mode and PLL clock mode.

■ Main Clock Mode and PLL Clock Mode

Main clock mode

In main clock mode, the main clock is used as the machine clock of the CPU and peripheral functions (resources) while the PLL clocks are disabled.

O PLL clock mode

In PLL clock mode, a PLL clock is used as the machine clock of the CPU and peripheral functions (resources). Specify a PLL clock multiplier in the multiplier selection bits (CS1 and CS0) of the clock selection register (CKSCR).

■ Clock Mode Transition

Setting the machine clock selection bit (MCS) of the clock selection register (CKSCR) causes switching between main clock mode and PLL clock mode.

O Switching from main clock mode to PLL clock mode

When the MCS bit of the CKSCR that is set to "1" is reset to "0", switching from the main clock to a PLL clock occurs after the PLL clock oscillation stabilization wait interval (2¹⁴/HCLK) has elapsed.

O Switching from PLL clock mode to main clock mode

When the MCS bit of the CKSCR that is set to "0" is reset to "1", switching from a PLL clock to the main clock occurs when the edges of the PLL clock and the main clock coincide (after 1 to 8 PLL clocks).

Note:

Before setting the peripheral functions (resources) after the machine clock switching, make sure that the machine clock has been switched by referring to the MCM bit of the CKSCR.


■ Selection of a PLL Clock Multiplier

Set the multiplier selection bits (CS1 and CS0) of the CKSCR to " 00_B " and " 11_B " to set one of the four PLL clock multipliers (1 through 4).

■ Machine Clock

Either the main clock or a PLL clock is used as the machine clock. The machine clock is an operating clock of the CPU and peripheral functions (resources). Set either the main clock or a PLL clock in the MCS bit of the CKSCR.

Figure 4.4-1 Status Change Diagram for Machine Clock Selection



Note:

The initial value for the machine clock setting is main clock (CKSCR:MCS = 1).

4.5 Oscillation Stabilization Wait Interval

Whenever the power is turned on, or whenever stop mode is cleared, oscillation begins following a state in which there was no oscillation. Accordingly, an oscillation stabilization wait interval is required. Also, whenever the switching from the main clock to a PLL clock occurs, an oscillation stabilization wait interval is required after the oscillation of the PLL clock starts.

■ Oscillation Stabilization Wait Interval

Specify an oscillation stabilization wait interval appropriate for the oscillator used because the oscillation stabilizes in different lengths of time depending on the oscillator type. Specify an appropriate oscillation stabilization wait interval in the oscillation stabilization wait interval selection bits (WS1 and WS0) of the clock selection register (CKSCR).

When switching from the main clock to a PLL clock occurs, the CPU operates on the main clock during an oscillation stabilization wait interval and starts to operate on a PLL clock.




Figure 4.5-1 Operation When Oscillation Starts

4.6 Connection of an Oscillator or an External Clock to the Microcontroller


The MB90560 and 565 series contains a system clock generation circuit. An oscillator can be connected to the X0 and X1 pins. Alternatively, an external clock may be input.

■ Connection of an Osillator or an External Clock to the Microcontroller

O Example of connecting a crystal or ceramic oscillator to the microcontroller

Connect a crystal or ceramic oscillator as shown in the example in Figure 4.6-1 "Example of Connecting a Crystal or Ceramic Oscillator to the Microcontroller".


Figure 4.6-1 Example of Connecting a Crystal or Ceramic Oscillator to the Microcontroller



O Example of connecting an external clock to the microcontroller

As shown in Figure 4.6-2 "Example of Connecting an External Clock to the Microcontroller", connect an external clock to pin X0. Pin X1 must be open.

Figure 4.6-2 Example of Connecting an External Clock to the Microcontroller



CHAPTER 5 LOW POWER CONSUMPTION MODE

This chapter describes the low power consumption mode of MB90560/565 series.

- 5.1 "Low Power Consumption Mode"
- 5.2 "Block Diagram of the Low Power Consumption Control Circuit"
- 5.3 "Low Power Consumption Mode Control Regist (LPMCR)"
- 5.4 "CPU Intermittent Operation Mode"
- 5.5 "Standby Mode"
- 5.6 "Status Change Diagram"
- 5.7 "Status of Pins in Standby Mode and during Hold and Reset"
- 5.8 "Usage Notes on Low Power Consumption Mode"

5.1 Low Power Consumption Mode

The MB90560 and 565 series have the following low power consumption modes, one of which can be selected depending on the operating clock setting and the clock operation control.

- CPU intermittent operation mode (PLL clock intermittent operation mode and main clock intermittent operation mode)
- Standby mode (sleep mode, timebase timer mode)

All modes other than PLL clock mode are low power consumption modes.

■ CPU Operating Modes and Current Consumption




Figure 5.1-1 CPU Operating Modes and Current Consumption

■ Clock Mode

O PLL clock mode

The CPU and peripheral functions (resources) operate on a PLL clock.

O Main clock mode

The CPU and peripheral functions (resources) operate on the main clock. In the main clock mode, the PLL multiplier circuit is disabled.

Reference:

See Section 4.4 "Clock Mode", for details about clock mode.

■ CPU Intermittent Operation Mode

The CPU operates intermittently while the machine clock is supplied to the peripheral functions (resources).

■ Standby Mode

O PLL sleep mode

The CPU operating clock is stopped. Other components continue to operate on a PLL clock.

O Main sleep mode

The CPU operating clock is stopped. Other components continue to operate on the main clock.

O Timebase timer mode

All the components but the oscillation clock and the timebase timer are stopped.

O Stop mode

The oscillation clock is stopped. All the functions are stopped.

Note:


Because stop mode and hardware standby mode turn the oscillation clock off, these modes save the most power while data is being retained. Because the MB90560/565 series does not have a pin for the hardware standby function, the stop mode cannot be used.

5.2 Block Diagram of the Low Power Consumption Control Circuit

The low power consumption control circuit consists of the following seven blocks:

- CPU intermittent operation selector
- Standby clock control circuit
- CPU clock control circuit
- Peripheral clock control circuit
- Pin high-impedance control circuit
- Internal reset generation circuit
- Low power consumption mode control register (LPMCR)
- Block Diagram of the Low Power Consumption Control Circuit

Figure 5.2-1 Block Diagram of the Low Power Consumption Control Circuit



O CPU intermittent operation selector

This selector selects the number of clock pulses during which the CPU is halted in the CPU intermittent operation mode.

O Standby control circuit

This circuit controls the CPU clock control circuit, the peripheral clock control circuit, and the pin high-impedance control circuit to switch to, or release low power consumption mode.

O CPU clock control circuit

This circuit control the clocks supplied to the CPU.

O Peripheral clock control circuit

This circuit control the clocks supplied to the peripheral functions (resources).

O Pin high-impedance control circuit

A setting of this circuit causes the I/O pins to have high impedance in timebase timer mode or stop mode. For the I/O pins configured to accept the connection of a pull-up resistor, this circuit disconnects the pull-up resistor in stop mode.

O Internal reset generation circuit

This circuit generates an internal reset signal.

O Low power consumption mode control register (LPMCR)

This register selects the switching to, or release of low power consumption mode and the number of clock pulses during which the CPU is halted in CPU intermittent operation mode.

5.3 Low Power Consumption Mode Control Register (LPMCR)

The low power consumption mode control register (LPMCR) selects the switching to, or release of low power consumption mode and the number of clock pulses during which the CPU is halted in CPU intermittent operation mode.

■ Low Power Consumption Mode Control Register (LPMCR)

Figure 5.3-1 Configuration of the Low Power Consumption Mode Control Register (LPMCR)




Table 5.3-1 Function Description of Each Bit of the Low Power Consumption Mode Control Register (LPMCR)

| | Bit name | Function |
|----------------|--|---|
| bit 7 | STP: Stop bit | This bit selects the stop mode. When this bit is set to "1", the microcontroller enters stop mode. When this bit is set to "0", there is no effect on operation. An external reset or the output of a hardware interrupt resets this bit to "0". The read value of this bit is "0". |
| bit 6 | SLP: Sleep bit | This bit selects sleep mode. When this bit is set to "1", the microcontroller enters sleep mode. When this bit is set to "0", there is no effect on operation. An external reset or the output of a hardware interrupt resets this bit to "0". The read value of this bit is "0". |
| bit 5 | SPL: Pin state setting bit valid in timebase timer mode or stop mode) | This bit selects a terminal status in timebase timer mode or stop mode. When this bit is set to "0", an I/O pin has a retained level. When this bit is set to "1", an I/O pin has high impedance. An external reset resets this bit to "0". |
| bit 4 | RST: Internal reset signal generation bit | This bit selects an internal reset. When this bit is set to "0", an internal reset signal of three machine cycles is generated. When this bit is set to "1", there is no effect on operation. The read value of this bit is "1". |
| bit 3 | TMD: Timebase timer mode bit | This bit selects the switching to timebase timer mode. When this bit is set to "0", the microcontroller enters timebase timer mode. When this bit is set to "1", there is no effect on operation. An external reset or the output of a timebase timer interrupt initializes this bit to "1". The read value of this bit is "1". |
| bit 2 bit 1 | CG1, CG0: CPU halt clock pulses selection bits | These bits set the number of CPU halt clock pulses in CPU intermittent operation mode. The clock supplied to the CPU is stopped for the specified number of clock cycles every time after an instruction is executed. These bits select one of the four clock pulses. A reset initializes these bits to "00_B". |
| bit 0 | RESV: Reserved bit | This bit must be set to "0". |

CHAPTER 5 LOW POWER CONSUMPTION MODE

■ Access to the Low Power Consumption Mode Control Registor Rister

Use one of the instructions listed in Table 5.3-2 "Instructions to Be Used for Switching to Low Power Consumption Mode" to set low power consumption mode control register. The operation is not assured if any instruction other than that listed in Table 5.3-2 "Instructions to Be Used for Switching to Low Power Consumption Mode" is used to enter low power consumption mode.

When a word length is used to set the low power consumption mode control register, use word access to the low power consumption control circuit (0000A0_H, 0000A1_H).

Table 5.3-2 Instructions to Be Used for Switching to Low Power Consumption Mode

| MOV io,#imm8 | MOV dir,#imm8 | MOV eam,#imm8 | MOV eam,Ri |
|-------------------|-----------------|-----------------|--------------|
| MOV io,A | MOV dir,A | MOV addr,A | MOV eam,A |
| MOV @RLi+disp8,A | MOVP addr24,A | | |
| MOVW io,#imm16 | MOVW dir,#imm16 | MOVW eam,#imm16 | MOVW eam,RWi |
| MOVW io,A | MOVW dir,A | MOVW addr16 | MOVW eam,A |
| MOVW @RLi+disp8,A | MOVPW addr24,A | | |

■ Priority of standby modes

If stop mode (LPMCR: STP), sleep mode (LPMCR: SLP), and timebase timer mode (LPMCR: TMD) are simultaneously specified, the microcontroller enters the following order of priority:

stop mode, timebase timer mode, or sleep mode

5.4 CPU Intermittent Operation Mode

In CPU intermittent operation mode, the CPU operates intermittently while the peripheral functions (resources) operate on the machine clock.

■ CPU Intermittent Operation Mode

In CPU intermittent operation mode, the machine clock to be supplied to the CPU is halted for a certain period every time after an instruction is executed, so that the activation of an internal bus cycle is delayed.

The "halt cycle count" shown in Figure 5.4-1 "Clock Pulses during CPU Intermittent Operation" can be specified in the CPU operating clock halt cycle count setting bits (CG1 and CG0) of the low power consumption mode control register (LPMCR).

For more information on the halt cycle count, see Section 5.3 "Low Power Consumption Mode Control Register (LPMCR)".




Figure 5.4-1 Clock Pulses during CPU Intermittent Operation

5.5 Standby Mode

Standby mode includes the sleep mode (PLL sleep mode and main sleep mode), timebase timer mode, and stop mode.

■ Operating Status during Standby Mode

Table 5.5-1 Operation Statuses in Standby Mode

| Sta | ndby mode | Condition for switch | Oscil- lation | Clock | CPU | Timebase timer | Peripheral | Pin | Release event |
|---------------|-------------------------------------|----------------------|------------------|----------|---------------------|----------------|------------|--------|----------------------------------|
| Sleep | PLL sleep mode | MCS = 0 SLP = 1 | | Active | In-active | | Active | Active | External Rese t or |
| mode | Main sleep mode | MCS = 1 SLP = 1 | | In-activ | III-active | Active | Active | Active | Interrupt |
| Time- base | Timebase timer mode (SPL = 0) | TMD = 0 | Active | | In-active In-active | | Inactive | Hold | External reset or Interrupt (*1) |
| timer mode | Timebase timer mode (SPL = 1) | TMD = 0 | | | | | | Hi-z | |
| Stop mode | Stop mode (SPL = 0) | STP = 1 | In-active | | | Inactive | Inactive | Hold | External reset or |
| | Stop mode (SPL = 1) | STP = 1 | | | | | Паспуе | Hi-z | Interrupt (*2) |

^{*1:} Timebase timer

^{*2:} External interrupt

SPL: Pin state setting bit of low power consumption mode control register (LPMCR)

SLP: Sleep bit of low power consumption mode control register (LPMCR)

STP: Timebase timer or stop bit of low power consumption mode control register (LPMCR)

TMD: Timebase timer mode bit of low power consumption mode control register (LPMCR)

MCS: Machine clock selection bit of clock set register (CKSCR)

Hi-z: High-impedance

5.5.1 Sleep Mode

In sleep mode, the CPU operating clock is halted while components other than the CPU continue to operate. When switching to sleep mode is specified, the microcontroller enters PLL sleep mode if PLL clock mode has been specified or the main sleep mode if the main clock mode has been specified.

■ Switching to Sleep Mode

Set the sleep mode bit (SLP) of the low power consumption mode control register (LPMCR) to "1", the timebase timer mode bit (TMD) to "1", and the stop mode bit (STP) to "0" to enter sleep mode. When switching to sleep mode is specified, the microcontroller enters PLL sleep mode if the machine clock setting bit (MCS) of the clock selection register (CKSCR) is set to "0". Alternatively, the microcontroller enters main sleep mode if the MCS is set to "1".

Data retention function

In sleep mode, the contents of both the dedicated registers and internal RAM are retained.

For more information on dedicated registers, see Section 2.7 "Dedicated Registers".

Hold function

In sleep mode, the hold function is enabled. A hold request sets the hold status.

O Operation during output of an interrupt request

While an interrupt request is output, the microcontroller does not enter sleep mode but executes the next instruction even if the sleep mode bit (SLP) of the low power consumption mode control register (LPMCR) is set to "1".

■ Release of Sleep Mode

An external reset or the output of a hardware interrupt releases sleep mode.

O Release by an external reset

For more information, see Section 3.4 "Reset Operation".

O Release by a hardware interrupt

An interrupt request with an interrupt level higher than 7 (Interrupt control register ICR: IL2, IL1, $IL0 = "000_B"$ to "110_B") is required to cause a hardware interrupt to release sleep mode.




Figure 5.5-1 Release of Sleep Mode by the Output of a Hardware Interrupt

5.5.2 Timebase Timer Mode

In timebase timer mode, all of the operations other than the source oscillation and the timebase timer are stopped.

■ Switching to Timebase Timer Mode

If the timebase timer mode bit (TMD) of the low power consumption mode control register (LPMCR) is set to "0", the microcontroller enters timebase timer mode.

O Data retention function

In timebase timer mode, the contents of both the dedicated registers and internal RAM are retained.

For more information on dedicated registers, see Section 2.7 "Dedicated Registers".

Hold function

In timebase timer mode, the hold function is disabled. A hold request that is input in timebase timer mode causes the external bus pins to have high impedance and sets the HAKX pin to "H".

O Operation during output of an interrupt request

While an interrupt request is output, the microcontroller does not enter timebase timer mode even if the timebase timer mode bit (TMD) of the low power consumption mode control register (LPMCR) is set to "0".

Status of pins

The I/O pins in timebase timer mode can be set to retain a previous level or have high impedance in the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR).

■ Release of Timebase Timer Mode

An external reset or the output of a hardware interrupt releases timebase timer mode.

O Release by an external reset

For more information, see Section 3.4 "Reset Operation".


CHAPTER 5 LOW POWER CONSUMPTION MODE

O Release by a timebase timer interrupt

If timebase timer mode is released by a timebase timer interrupt, a timebase timer with an interrupt level higher than 7 interrupt request (interrupt control register ICR: IL2, IL1, IL0 = $"000_B"$ to $"110_B"$) are required.

Figure 5.5-2 Release of Timebase timer Mode by an External Interrupt Output

A peripheral function issues an interrupt to



5.5.3 Stop Mode

In stop mode, the source oscillation is stopped. Since all the functions are stopped, data can be retained while minimum power is consumed.

■ Switching to Stop Mode

If the stop mode bit (STP) of the low power consumption mode control register (LPMCR) is set to "1", the microcontroller enters stop mode.

O Data retention function

In stop mode, the contents of both the dedicated registers and RAM are retained.

For more information on dedicated registers, see Section 2.7 "Dedicated Registers".

Hold function

In stop mode, the hold function is disabled. A hold request that is input in stop mode causes the external bus pins to have high impedance and sets the HAKX pin to "H".

O Operation during output of an interrupt request

While an interrupt request is output, the microcontroller does not enter stop mode even if the stop mode bit (STP) of the low power consumption mode control register (LPMCR) is set to "1".

O Status of pins

The I/O pins in stop mode can be set to retain a previous level or have high impedance in the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR).

■ Release of Stop Mode

An external reset or the output of a hardware interrupt releases stop mode.

O Release by an external reset

For more information, see Section 3.4 "Reset Operation".

CHAPTER 5 LOW POWER CONSUMPTION MODE

O Release by a stop interrupt

A stop or external interrupt request with an interrupt level higher than 7 (Interrupt control register ICR: IL2, IL1, IL0 = " 000_B " to " 110_B ") is required to cause an external interrupt to release stop mode.




Figure 5.5-3 Release of Stop Mode by an External Interrupt Output

5.6 Status Change Diagram

This section shows the status change diagram of the CPU operation modes of the MB90560 and 565 series.

■ Status Change Diagram

External reset, Watchdog timer reset, Software reset Power-on Reset Oscillation stabilization wait MCS="1" Main mode PLL mode MCS="0" Interrupt Interrupt PLL mode Main sleep TMD="0" TMD="0" Interrupt Interrupt Timebase timer mode Timebase timer mode STP="1" STP="1" Main sleep PLL mode Oscillation Oscillation Interrupt Interrupt stabilization stabilization wait wait Main oscillation wait PLL oscillation wait

Figure 5.6-1 Status Change Diagram

5.7 Status of Pins in Standby Mode and during Hold and Reset

This section summarizes the statuses of pins in standby mode and during hold and reset.

■ Software Pull-Up Resistor

For I/O pins configured in software to accept the connection of a pull-up resistor, making an output setting disconnects the pull-up resistor.

■ Status of Pins in Single-Chip Mode

Table 5.7-1 State of Pins in Single-Chip Mode

| | | Standby mode | | | |
|--|--|--|--|------------------|------------------|
| Pin name | Sleep mede | Stop | mode | Hold | Reset |
| | Sleep mode | SPL=0 | SPL=1 | | |
| P00 to P07 P17 P20 to P27 P30 to P37 P40 P41 to P46 P50 to P57 P60 to P63 | The preceding status is retained. (*2) | The preceding status is retained. (*2) | Input shut off (*3) /output Hi-z (**) | Output Hi-z (*4) | Output Hi-z (*4) |
| P10 to P16 | | Input enabled (* | 1) | | |

^{*1 &}quot;Input enabled" means that the input function is enabled. However, the input function is enabled only if an external interrupt is enabled. These pins, when used as output ports, conform to the setting of the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR).

^{*2 &}quot;The preceding status is retained" means that the output status of the pin immediately before switching to standby mode is retained (*5). However, note that the input is disabled (*6) if the pin was in the input status.

^{*3 &}quot;Input shut off" means that the input to the pin is inhibited.

^{*4 &}quot;Output Hi-Z" means that the pin-driving transistor is disabled and that the pin is made to have high impedance.

^{*5 &}quot;the output status is retained as is" means that the output value of a peripheral function (resource) or a port is retained.

^{*6 &}quot;the input is disabled" means that a value input to the pin cannot be accepted internally because an internal circuit is not running.

5.8 Usage Notes on Low Power Consumption Mode

Note the following items when using low power consumption mode:

- Switching to standby mode and interrupts
- Release of standby mode by an interrupt
- Release of stop mode by an external interrupt
- Oscillation stabilization wait interval

■ Switching to Standby Mode and Interrupts

While an interrupt request is output, the microcontroller does not enter standby mode even if the stop mode bit (STP) of the low power consumption mode control register (LPMCR) is set to "1", the sleep mode bit (SLP) is set to "1", or the timebase timer mode bit (TMD) is set to "0".

■ Release of Standby Mode by an Interrupt

Standby mode is released if an interrupt request with an interrupt level higher than 7 (Interrupt control register ICR: IL2, IL1, IL0 = " 000_B " to " 110_B ") is output in sleep mode, timebase timer mode, or stop mode.

If the interrupt level setting bit (ICR: IL2, IL1, IL0) corresponding to an interrupt request has a priority higher than the interrupt level mask register (ILM) and the interrupt enable flag of the condition code register is enabled (CCR:I = 1), the interrupt is accepted and the interrupt processing routine is executed. Unless the interrupt is accepted, the processing starts again from the next instruction to the one that set standby mode.

Note:

Interrupt disable setting is required before the setting of standby mode unless an interrupt processing routine is executed immediately after standby mode is released.

■ Release of Stop Mode by an External interrupt

To release stop mode by an external interrupt, set the DTP/interrupt enable register (ENIR) and the request level setting register (ELVR) before the microcontroller enters stop mode.

Select one of the "H" level, "L" level, rising edge, and falling edge as an input cause.

CHAPTER 5 LOW POWER CONSUMPTION MODE

■ Oscillation Stabilization Wait Interval

O Source clock oscillation stabilization wait interval

An oscillation stabilization wait interval is required after stop mode is released because the source oscillation has been halted in stop mode. The oscillation stabilization wait interval can be set in the oscillation stabilization wait interval setting bits (WS1, WS0) of the clock selection register (CKSCR).

O PLL clock oscillation stabilization wait interval

A PLL clock oscillation stabilization wait interval is required after the operating clock is changed from the main clock to the PLL clock because the PLL clock is halted while the CPU operates on the main clock. While waiting for PLL clock oscillation stabilization, the CPU operates on the main clock.

The PLL clock oscillation stabilization wait interval is fixed at 2¹⁴/HCLK (HCLK: clock oscillation frequency).

CHAPTER 6 INTERRUPTS

This chapter explains the interrupts and extended intelligent I/O service (El²OS) in the MB905605/565 series.

- 6.1 "Interrupts"
- 6.2 "Interrupt Causes and Interrupt Vectors"
- 6.3 "Interrupt Control Registers (ICR) and Peripheral Functions (resource)"
- 6.4 "Hardware Interrupts"
- 6.5 "Software Interrupts"
- 6.6 "Interrupt of Extended Intelligent I/O Service (EI²OS)"
- 6.7 "Exception Processing Interrupt"
- 6.8 "Stack Operations for Interrupt Processing"
- 6.9 "Sample Programs for Interrupt Processing"

6.1 Interrupts

The MB90560 and 565 series have three interrupt functions and an exception processing function:

- Hardware interrupts
- Software interrupts
- Interrupts from extended intelligent I/O service (EI²OS)
- Exception processing

■ Interrupt Types and Functions

O Hardware interrupt

A hardware interrupt transfers control to an interrupt processing program in response to an interrupt request from a peripheral function (resource). For more information, see Section 6.4 "Hardware Interrupts".

○ Software interrupt

A software interrupt transfers control to an interrupt processing program if a software interrupt instruction (INT instruction) is executed on a program. For more information, see Section 6.5 "Software Interrupts".

O Interrupt from extended intelligent I/O service (EI²OS)

The extended intelligent I/O service (EI²OS) can transfer data between a register contained in a peripheral function (resource) and internal memory if settings are made in the interrupt control registers (ICR00 to ICR15) and the extended intelligent I/O service descriptor (ISD).

When the data transfers have been terminated, the interrupt processing program is executed. For more information, see Section 6.6 "Interrupt of Extended Intelligent I/O Service (EI²OS)".

Exception processing

Exception processing is performed if an undefined instruction code is executed.

If exception processing is performed, the register value currently processed is saved to the system stack and the processing branches to the exception processing routine. For more information, see Section 6.7 "Exception Processing Interrupt".

■ Interrupt Operation

START Main program Is there YES a valid hardware interrupt request? String type (*1) Interrupt activation/return processing instruction being NO executed Fetch the next instruc-El²OS? EI2OS tion and decode NO Software EI2OS processing YES interrupt/ exception processing INT instruction? Hardware NO Specified Save the dedicated register on the system stack Interrupt count terminated YES Alternatively, is there an end request from the peripheral Disable acceptance of function? Save the dedicated hardware interrupts register on the system (I = "0")NO stack Update the CPU interrupt processing level (ILM) YES Return **RETI instruction?** Read the interrupt processing vector, update PC and PCB, and branch to NO Return the dedicated the interrupt routine register from the system **Execute ordinary** stack, call the interrupt routine, and return to instruction the previous routine Repetition
of string type (*1) instruction completed? During exception YES processing, RETI instruction Move the pointer to the cannot restore the next instruction by PC previous processing. update *1 When a string type instruction is being executed, the interrupt is evaluated in each step.

Figure 6.1-1 Overall Flow of Interrupt Operation

6.2 Interrupt Causes and Interrupt Vectors

TThe MB90560 and 565 series have functions for handling 256 types of interrupt cause. The 256 interrupt vector tables are allocated to the memory at the highest addresses.

Software interrupts can use 256 interrupt instructions (INT0 to INT255). Note that INT8 is shared with a reset vector interrupt and that INT10 is shared with exception processing. INT11 to INT 42 are shared with an interrupt from a peripheral function (resource).

■ Interrupt Vectors

Interrupt vector tables referenced during interrupt processing are allocated to the highest addresses in the memory area (FFFC00_H to FFFFFF_H). Interrupt vectors share the same area with El²OS, exception processing, hardware, and software interrupts.

Table 6.2-1 "Interrupt Vectors" shows the assignment of software interrupt instructions, interrupt numbers, and interrupt vectors.

Table 6.2-1 Interrupt Vectors

| Software interrupt instruction | Vector address L | Vector address M | Vector address H | Mode data | Interrupt No. | Hardware interrupt |
|--------------------------------|---------------------|---------------------|---------------------|---------------------|------------------|---------------------------------------|
| INT0 | FFFFFC _H | FFFFFD _H | FFFFFE _H | Not used | #0 | None |
| : | : | : | : | : | : | : |
| INT7 | FFFFE0 _H | FFFFE1 _H | FFFFE2 _H | Not used | #7 | None |
| INT8 | FFFFDC _H | FFFFDD _H | FFFFDE _H | FFFFDF _H | #8 | (RESET Vector) |
| INT9 | FFFFD8 _H | FFFFD9 _H | FFFFDA _H | Not used | #9 | None |
| INT10 | FFFFD4 _H | FFFFD5 _H | FFFFD6 _H | Not used | #10 | <exception processing=""></exception> |
| INT11 | FFFFD0 _H | FFFFD1 _H | FFFFD2 _H | Not used | #11 | Hardware interrupt #0 |
| INT12 | FFFFCC _H | FFFFCD _H | FFFFCE _H | Not used | #12 | Hardware interrupt #1 |
| INT13 | FFFFC8 _H | FFFFC9 _H | FFFFCA _H | Not used | #13 | Hardware interrupt #2 |
| INT14 | FFFFC4 _H | FFFFC5 _H | FFFFC6 _H | Not used | #14 | Hardware interrupt #3 |
| : | : | : | : | : | : | : |
| INT254 | FFFC04 _H | FFFC05 _H | FFFC06 _H | Not used | #254 | None |
| INT255 | FFFC00 _H | FFFC01 _H | FFFC02 _H | Not used | #255 | None |

Reference:

Interrupt vectors not defined during software design should be set at the exception processing address.

■ Interrupt Causes and Interrupt Vectors/Interrupt Control Registers

Table 6.2-2 Hardware Interrupt Causes, Interrupt Vectors, and Interrupt Control Registers

| Interview course | El ² OS | Ir | nterrupt | vector | Interrupt of | Priority | |
|---|--------------------|------|-----------------|---------------------|---------------------------|---------------------|----------|
| Interrupt cause | support | Numl | oer *1 | Address | ICR | Address | Priority |
| Reset | Х | #08 | 08 _H | FFFFDC _H | - | - | |
| INT9 instruction | Х | #09 | 09 _H | FFFFD8 _H | - | = | |
| Exception processing | Х | #10 | 0A _H | FFFFD4 _H | - | - | |
| A/D converter conversion termination | 0 | #11 | 0B _H | FFFFD0 _H | ICR00 | 0000B0 _H | High |
| Output compare channel 0 match | Δ | #13 | 0D _H | FFFFC8 _H | ICR01 | 0000B1 _H | 1 |
| 8/16-bit PPG timer 0 counter borrow | Δ | #14 | 0E _H | FFFFC4 _H | ICKUI | 0000B1H | |
| Output compare channel 1 match | Δ | #15 | 0F _H | FFFFC0 _H | ICR02 | 0000B2 _H | |
| 8/16-bit PPG timer 1 counter borrow | Δ | #16 | 10 _H | FFFFBC _H | ICKUZ | 0000B2H | |
| Output compare channel 2 match | Δ | #17 | 11 _H | FFFFB8 _H | ICR03 | 0000B3 _H | |
| 8/16-bit PPG timer 2 counter borrow | Δ | #18 | 12 _H | FFFFB4 _H | ICKUS | оооован | |
| Output compare channel 3 match | Δ | #19 | 13 _H | FFFFB0 _H | ICR04 | 0000B4 _H | |
| 8/16-bit PPG timer 3 counter borrow | Δ | #20 | 14 _H | FFFFAC _H | ICR04 | 0000 0 4H | |
| Output compare channel 4 match | Δ | #21 | 15 _H | FFFFA8 _H | ICR05 | 0000B5 _H | |
| 8/16-bit PPG timer 4 counter borrow | Δ | #22 | 16 _H | FFFFA4 _H | ICKUS | | |
| Output compare channel 5 match | Δ | #23 | 17 _H | FFFFA0 _H | ICR06 | 0000B6 _H | |
| 8/16-bit PPG timer 5 counter borrow | Δ | #24 | 18 _H | FFFF9C _H | ICKOO | Нодорон | |
| DTP/external interrupt channels 0/1 detection | Δ | #25 | 19 _H | FFFF98 _H | ICR07 | 000007 | |
| DTP/external interrupt channels 2/3 detection | Δ | #26 | 1A _H | FFFF94 _H | ICK07 | 0000B7 _H | |
| DTP/external interrupt channels 4/5 detection | Δ | #27 | 1B _H | FFFF90 _H | ICR08 | 000000 | |
| DTP/external interrupt channels 6/7 detection | Δ | #28 | 1C _H | FFFF8C _H | ICKUO | 0000B8 _H | |
| 8-bit timer 0/1/2 counter borrow | Х | #29 | 1D _H | FFFF88 _H | ICDOO | 000000 | |
| 16-bit reload timer 0 underflow | 0 | #30 | 1E _H | FFFF84 _H | ICR09 | 0000B9 _H | |
| 16-bit free-running timer overflow | Х | #31 | 1F _H | FFFF80 _H | ICD10 | 000000 | |
| 16-bit reload timer 1 underflow | 0 | #32 | 20 _H | FFFF7C _H | ICR10 | 0000BA _H | |
| Input capture channels 0/1 | 0 | #33 | 21 _H | FFFF78 _H | 10044 | | Low |
| 16-bit free-running timer clear | Х | #34 | 22 _H | FFFF74 _H | ICR11 0000BB _H | | |
| Input capture channels 2/3 | 0 | #35 | 23 _H | FFFF70 _H | ICB40 | 000000 | |
| Timebase timer | Х | #36 | 24 _H | FFFF6C _H | ICR12 | 0000BC _H | |

CHAPTER 6 INTERRUPTS

Table 6.2-2 Hardware Interrupt Causes, Interrupt Vectors, and Interrupt Control Registers (Continued)

| Interview course | EI ² OS Interrupt vector | | | vector | Interrupt of | Duianitu | |
|------------------------------------|-------------------------------------|-----------|-----------------|---------------------|---------------|---------------------|----------|
| Interrupt cause | support | Number *1 | | Address | ICR | Address | Priority |
| UART1 receive | 0 | #37 | 25 _H | FFFF68 _H | ICR13 | 0000BD _H | |
| UART1 send | Δ | #38 | 26 _H | FFFF64 _H | ICICIO | ООООВЪН | High |
| UART0 receive | 0 | #39 | 27 _H | FFFF60 _H | ICR14 | 0000BE _H | |
| UART0 send | Δ | #40 | 28 _H | FFFF5C _H | ICK 14 | OOOOBEH | |
| Flash memory status | Х | #41 | 29 _H | FFFF58 _H | ICR15 0000BF⊔ | | Low |
| Delayed interrupt generator module | Х | #42 | 2A _H | FFFF54 _H | ICKIS | 0000BF _H | |

O: Can be used.

X: Cannot be used.

^{⊚:} Usable if used with the El²OS stop function.

 $[\]triangle$: Usable when an interrupt cause that shares the ICR is not used.

^{*1:} If multiple interrupts of the same level are output simultaneously, an interrupt cause with a smaller interrupt vector number takes precedence.

■ Interrupt Control Register (ICR) and Interrupt Cause

Figure 6.2-1 Relationship between Interrupt Control Register (ICR) and Interrupt Cause




Figure 6.2-1 "Relationship between Interrupt Control Register (ICR) and Interrupt Cause" shows that, since an interrupt level is set in each interrupt control register (ICR), Causes A and B connected to the same ICR have the same interrupt level.

If multiple interrupt causes of the same interrupt level are output, the one with a smaller vector number takes precedence.

To activate the extended intelligent I/O service due to Cause A, disable the interrupt request output due to Cause B in a peripheral function (resource).

When the interrupt request output due to Cause B is enabled in a peripheral function (resource), the extended intelligent I/O service is activated even if an interrupt request due to Cause B is output.

6.3 Interrupt Control Registers (ICR) and Peripheral Functions (Resource)

The interrupt control registers ICR00 to ICR15 correspond to all peripheral functions that have the interrupt function. These registers control interrupts and the extended intelligent I/O service (El²OS).

■ Interrupt Control Registers

Table 6.3-1 Interrupt Control Registers

| Address | Register | Abbreviation | Corresponding peripheral function (Resource) |
|---------------------|-------------------------------|--------------|---|
| 0000B0 _H | Interrupt control register 00 | ICR00 | A/D converter |
| 0000B1 _H | Interrupt control register 01 | ICR01 | Output compare 0, 8/16-bit PPG timer 0 |
| 0000B2 _H | Interrupt control register 02 | ICR02 | Output compare 1, 8/16-bit PPG timer 1 |
| 0000B3 _H | Interrupt control register 03 | ICR03 | Output compare 2, 8/16-bit PPG timer 2 |
| 0000B4 _H | Interrupt control register 04 | ICR04 | Output compare 3, 8/16-bit PPG timer 3 |
| 0000B5 _H | Interrupt control register 05 | ICR05 | Output compare 4, 8/16-bit PPG timer 4 |
| 0000B6 _H | Interrupt control register 06 | ICR06 | Output compare 5, 8/16-bit PPG timer 5 |
| 0000B7 _H | Interrupt control register 07 | ICR07 | DTP/external interrupts 0, 1, 2, 3 |
| 0000B8 _H | Interrupt control register 08 | ICR08 | DTP/external interrupts 4, 5, 6, 7 |
| 0000B9 _H | Interrupt control register 09 | ICR09 | 8-bit timers 0, 1, 2, 16-bit reload timer 0 |
| 0000BA _H | Interrupt control register 10 | ICR10 | 16-bit free-running timer overflow, 16-bit reload timer 1 |
| 0000BB _H | Interrupt control register 11 | ICR11 | Input capture 0, 1, 16-bit free-running timer clear |
| 0000BC _H | Interrupt control register 12 | ICR12 | Input capture 2, 3, timebase timer |
| 0000BD _H | Interrupt control register 13 | ICR13 | UART1 |
| 0000BE _H | Interrupt control register 14 | ICR14 | UARTO |
| 0000BF _H | Interrupt control register 15 | ICR15 | Flash memory, delayed interrupt generator module |

■ Interrupt Control Register Functions

The following four settings can be made in an interrupt control register (ICR).

- Set the interrupt level of the corresponding peripheral function (resource).
- Set an interrupt of the peripheral function (resource) either as an interrupt or as the extended intelligent I/O service.
- Set the descriptor address of the extended intelligent I/O service (EI²OS).

6.3 Interrupt Control Registers (ICR) and Peripheral Functions (Resource)

• Display the status of the extended intelligent I/O service (EI²OS)

Interrupt control registers (ICRs) have different functions during the writing and reading of data.

Note:

When interrupt control registers (ICRs) are set, a read-modify-write instruction of SETB and CLRB cannot be used to access it.

6.3.1 Interrupt Control Registers (ICR00 to ICR15)

Interrupt control registers can determine the interrupt processing or the extended intelligent I/O service processing when an interrupt request is output. Interrupt control registers (ICRs) have different functions during the writing and reading of data.

■ Interrupt Control Registers (ICR00 to ICR15)

R/W: Read/write

: Write only

: Initial value

: No interrupt processing on interrupt level 7

Writing (setting the interrupt control registers) Address bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value bit7 0000В0н ICS3 IL0 ICS2 ICS1 ICS₀ ISE IL2 IL1 ХХХХ0111в to 0000ВFн W W W R/W R/W W R/W R/W IL2 IL1 IL0 Interrupt level setting bit 0 Interrupt level 0 (highest) 1 0 0 0 1 0 0 1 1 0 0 1 1 0 Interrupt level 7 (no interrupt) EI²OS enable bit ISE 0 Activates the interrupt sequence when an interrupt occurs Activates EI²OS when an interrupt occurs EI²OS descriptor address setting bit CS3 | CS2 | ICS1 | ICS0 0 0 0 0 000100н 0 0 0 1 000108н 0 0 0 1 000110н 0 1 1 000118н 0 1 0 0 000120н 0 1 0 1 000128н 0 1 1 0 000130н

0 | 1 | 1 | 1

1 0

1 0 0

1 0 1 0

1

0

1 0

1 | 1 | 0

0

1

1

0

1

0

1 | 1

000138н

000140н

000148н

000150н

000158н

000160н

000168н

000170н

000178н

Figure 6.3-1 Interrupt Control Registers (ICR00 to ICR15) during Writing

Reading Address 0000В0н bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value S1 S0 ISE IL2 IL1 IL0 to 0000ВFн ХХ000111в R R R/W R/W R/W R/W IL2 IL1 IL0 Interrupt level setting bit 0 0 0 Interrupt level 0 (highest) 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Interrupt level 7 (no interrupt) EI²OS enable bit ISE 0 Activates the interrupt sequence when an interrupt occurs Activates EI²OS when an interrupt occurs 1 EI²OS status S1 S0 0 0 EI²OS operation in progress or EI2OS not activated 0 Stopped status due to count termination 1 0 Reserved 1 1 Stopped status due to a request from the peripheral function R/W : Read/write : Read only R Χ Undefined Undefined bit No interrupt processing on interrupt level 7 : Initial value


Figure 6.3-2 Interrupt Control Registers (ICR00 to ICR15) during Reading

6.3.2 Interrupt Control Register (ICR) Functions

The interrupt control registers (ICR00 to ICR15) can specify the following settings:

- Interrupt level setting
- Extended intelligent I/O service (El²OS) enable setting
- Extended intelligent I/O service (EI²OS) descriptor address setting
- Extended intelligent I/O service (EI²OS) operation status display
- Configuration of Interrupt Control Registers (ICR)

Figure 6.3-3 Configuration of Interrupt Control Registers (ICR)



Reference:

The settings in the El^2OS descriptor address setting bits (ICS3 to ICS0) are valid when the extended intelligent I/O service (El^2OS) is activated. Set the El^2OS enable bit (ISE) to "1" to activate it. Alternatively, set the ISE to "0" to refrain from activating it. If El^2OS is not activated, the ICS3 to ICS0 bits need not be set.

■ Interrupt Control Register Functions

Interrupt level setting

These bits can set the interrupt level of the corresponding peripheral function (resource). A reset initializes these bits to level 7.

Table 6.3-2 Correspondence between the Interrupt Level Setting Bits and Interrupt Levels

| IL2 | IL1 | IL0 | Interrupt level |
|-----|-----|-----|----------------------|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 (highest priority) |
| 0 | 1 | 0 | <u> </u> |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | 6 (lowest priority) |
| 1 | 1 | 1 | 7 (no interrupts) |

O Extended intelligent I/O service (EI²OS) enable setting

When an interrupt request is output, EI²OS is activated if the EI²OS enable bit (ISE) is set to "1". Alternatively, an interrupt sequence is activated if the ISE bit is set to "0". When the EI²OS processing is completed, the ISE bit is reset to "0". If a peripheral function (resource) has no EI²OS function, set the ISE bit to "0" using software. A reset initializes the ISE bit to "0".

O Extended intelligent I/O service (El²OS) descriptor address setting

The EI^2OS descriptor address setting bits (ICS3 to ICS0) are valid during writing. Set the EI^2OS descriptor address in these bits. Set values in the ICS3 to ICS0 bits to set the EI^2OS descriptor address. A reset initializes the ICS3 to ICS0 bits to "0000_B".

Table 6.3-3 Correspondence between the El²OS Descriptor Address Setting Bits and Descriptor Addresses

| ICS3 | ICS2 | ICS1 | ICS0 | Descriptor address |
|------|------|------|------|---------------------|
| 0 | 0 | 0 | 0 | 000100 _H |
| 0 | 0 | 0 | 1 | 000108 _H |
| 0 | 0 | 1 | 0 | 000110 _H |
| 0 | 0 | 1 | 1 | 000118 _H |
| 0 | 1 | 0 | 0 | 000120 _H |
| 0 | 1 | 0 | 1 | 000128 _H |
| 0 | 1 | 1 | 0 | 000130 _H |
| 0 | 1 | 1 | 1 | 000138 _H |
| 1 | 0 | 0 | 0 | 000140 _H |
| 1 | 0 | 0 | 1 | 000148 ^H |
| 1 | 0 | 1 | 0 | 000150 _H |
| 1 | 0 | 1 | 1 | 000158 _H |
| 1 | 1 | 0 | 0 | 000160 _H |
| 1 | 1 | 0 | 1 | 000168 _H |
| 1 | 1 | 1 | 0 | 000170 _H |
| 1 | 1 | 1 | 1 | 000178 _H |

O Extended intelligent I/O service (EI²OS) operation status display

The El^2OS status bits (S1 and S0) are valid during reading. Read the S1 and S0 bits while El^2OS is activated to determine whether El^2OS is running or terminated. A reset initializes the S1 and S0 bits to " 00_B ".

Table 6.3-4 Relationship between El²OS Status Bits and the El²OS Status

| S1 | S0 | El ² OS status |
|----|----|--|
| 0 | 0 | El ² OS operation in progress or El ² OS not activated |
| 0 | 1 | Stopped status due to count termination |
| 1 | 0 | Reserved |
| 1 | 1 | Stopped status due to a request from the peripheral function (resource) |

6.4 Hardware Interrupts

A hardware interrupt operates as follows: an interrupt request that is output by a peripheral function (resource) temporarily interrupts a program being executed by the CPU and transfers control to a user-defined interrupt processing program. The extended intelligent I/O service (EI²OS) is also handled as a hardware interrupt.

■ Hardware Interrupts

Hardware interrupt function

The hardware interrupt function determines whether an interrupt can be accepted. To do so, it compares the interrupt level of an interrupt request that is output by a peripheral function (resource) with the interrupt level mask register (PS: ILM) while referring to the contents of the I flag (PS: I).

If a hardware interrupt is accepted, the contents of the direct page register (DPR), accumulator (A), program counter (PC), processor status register (PS), and bank registers (ADB, DTB, and PCB) are saved to the system stack. An interrupt level stored in the ICR register is then stored in the interrupt level mask register (ILM). Finally, the processing branches to the interrupt vector and the interrupt processing program is executed.

Multiple interrupts

A hardware interrupt can be activated while the interrupt processing program is being executed.

○ Extended intelligent I/O service (El²OS)

El²OS is a data transfer function between memory and I/O registers. When the transfer of data to the extended intelligent I/O service descriptor is completed, a hardware interrupt is activated. El²OS cannot be activated in duplicate. While El²OS is being processed, no interrupt request or El²OS request is accepted. When the processing of El²OS is completed, interrupt request or El²OS request is accepted.

O External interrupt

An external interrupt is accepted as a hardware interrupt if a circuit that can output an interrupt request from an external terminal (DTP/external interrupt circuit) detects an interrupt request.

O Interrupt vector

Interrupt vector tables referenced during interrupt processing are allocated to memory at $FFFC00_H$ to $FFFFFF_H$.

See Section 6.2 "Interrupt causes and Interrupt Vectors", for more information about the allocation of interrupt numbers and interrupt vectors.

■ Hardware Interrupt Structure

The four mechanisms (seven locations) shown in Table 6.4-1 "Mechanisms Used for Hardware Interrupts" are used for hardware interrupts. These four mechanisms (seven locations) must be configured in a user program before hardware interrupts can be used.

Table 6.4-1 Mechanisms Used for Hardware Interrupts

| | Mechanism | Function |
|---|---|---|
| Peripheral function | Interrupt enable bit, interrupt request bit | Controls interrupt requests from a peripheral function (resource) |
| Interrupt controller | Interrupt control register (ICR) | Sets the interrupt level and controls El ² OS |
| CPU | Interrupt enable flag (I) | Identifies the interrupt enable status |
| | Interrupt level mask register (ILM) | Compares the request interrupt level and current interrupt level |
| | Microcode | Executes the interrupt processing routine |
| FFFC00 _H to FFFFFF _H in memory | Interrupt vector table | Stores the branch destination address for interrupt processing |


■ Hardware Interrupt Disable

Acceptance of a hardware interrupt request is disabled under the following conditions:

Hardware interrupt acceptance disable during writing to the peripheral function (resource) control register

No hardware interrupt request is accepted while data is written to the peripheral function (resource) control register.

Figure 6.4-1 Hardware Interrupt Request While Writing to the Peripheral Function (Resource) Control Register Area



O Hardware interrupt acceptance disable by interrupt suppression instructions

The ten types of hardware interrupt suppression instructions listed in Table 6.4-2 "Hardware Interrupt Suppression Instruction" ignore interrupt requests without detecting whether a hardware interrupt request exists.

If a hardware interrupt request is output while a hardware interrupt suppression instruction is being executed, the interrupt is accepted and processed after completion of the hardware interrupt suppression instruction and the subsequent execution of an instruction other than the hardware interrupt suppression instruction.

Table 6.4-2 Hardware Interrupt Suppression Instruction

| | Prefix code | • | ots/hold suppression instructions that delay the effect of the prefix code) |
|---|--|--------------------------|---|
| Instructions that do not accept interrupts and hold requests | PCB DTB ADB SPB CMR NCC | MOV OR AND POPW | ILM, #imm8 CCR, #imm8 CCR, #imm8 PS |

O Hardware interrupt acceptance disable during execution of a software interrupt

When a software interrupt is activated, the I flag is cleared to 0. In this state, other interrupt requests cannot be accepted.

6.4.1 Operation of Hardware Interrupts

This section explains hardware interrupt operation from generation of a interrupt request to the completion of interrupt processing.

Hardware Interrupt Activation

O Peripheral function (resource) operation (generation of an interrupt request)

A peripheral function (resource) that has a hardware interrupt request function has an "interrupt request flag bit" and an "interrupt enable flag" in the corresponding peripheral function (resource) control registers. The interrupt request flag bit indicates the presence of an interrupt request. The interrupt enable flag determines whether a CPU interrupt request is enabled or disabled. When an interrupt cause defined in a peripheral function is detected, an interrupt request is output to an interrupt controller as long as the interrupt request flag bit is set to "1" and the interrupt enable bit is set to enable an interrupt request to the CPU.

Interrupt controller operation (interrupt request control)

The interrupt controller compares the interrupt level (IL) to set a request having the highest level. If multiple interrupts of the same level are output simultaneously, an interrupt request with the smallest number takes precedence (see Table 6.2-1 "Interrupt Vectors").

CPU operation (interrupt request acceptance and interrupt processing)

The CPU compares the received interrupt level (ICR: IL2 to IL0) and the interrupt level mask register (ILM). If IL2 to IL0 are greater than ILM and interrupts are enabled (PS: CCR: I = "1"), the CPU terminates the instruction being executed and performs the interrupt processing. If the EI^2OS enable bit (ISE) of the interrupt control register (ICR) is set to "0", the CPU performs the interrupt processing. If the ISE is set to "1", the CPU activates EI^2OS .

Interrupt processing saves the contents of the dedicated registers (12 bytes including A, DPR, ADB, DTB, PCB, PC, and PS) on the system stack (the system stack space indicated by the SSB and SSP).

The CPU then loads data into the interrupt vector program counters (PCB and PC), updates the ILM, and sets the stack flag (S) (sets CCR: S = 1 and activates the system stack).

■ Returning from a Hardware Interrupt

If an interrupt processing program writes "0" to the interrupt request flag bit of a peripheral function (resource) that output an interrupt cause and the RETI instruction is executed, data saved on the system stack is restored to the dedicated registers and the program processing that was executed before branching due to an interrupt is resumed.

■ Hardware Interrupt Operation

F²MC-16LX CPU PS,PC PS **ILM** 7) IR Microcode Comparator Check 6) 5) 3) Interrupt controller Other peripheral functions nternal bus Peripheral function that generated the interrupt request Interrupt Level Enable FF comparator level IL AND Factor FF 2) 1) RAM : Interrupt level setting bit in the interrupt control register (ICR) : Processor status : Interrupt enable flag ILM: Interrupt level mask register : Instruction register

Figure 6.4-2 Hardware Interrupt Operation

- 1. An interrupt cause is output within the peripheral functions (resources).
- 2. If the interrupt enable bit in the peripheral functions (resources) is set to enable interrupts, interrupt requests are output from the peripheral functions (resources) to the interrupt controller.
- 3. The interrupt controller that receives interrupt requests from the peripheral functions (resources) checks the priorities of interrupt requests simultaneously received and transfers the interrupt level (IL) of an interrupt request with the highest priority to the CPU.
- 4. The CPU compares the interrupt level (IL) requested by the interrupt controller with the interrupt level mask register (ILM).
- 5. If the comparison indicates a higher priority than the current interrupt processing level, the CPU checks the contents of the I flag in the condition code register (CCR).
- 6. If, in the check, the I flag in the CCR is found to be set to Enabled (CCR: I = "1"), the CPU waits until the execution of an instruction being executed is terminated. When it is terminated, the CPU sets the requested level (IL2 to IL0) in the ILM.
- 7. The values in the dedicated registers are saved to the system stack. The processing branches to the interrupt processing routine.
- 8. If a program in the interrupt processing routine sets the interrupt request flag bit of a peripheral function (resource) to "0" and the RETI instruction is executed, data saved on the system stack is restored to the dedicated registers and the interrupt processing is terminated.

6.4.2 Processing for Interrupt Operation

When a peripheral function (resource) outputs an interrupt request and the CPU accepts it, the interrupt processing is performed after the instruction currently being executed is terminated. If the El²OS enable bit (ISE) of the interrupt control register (ICR) is set to "0", the CPU performs the interrupt processing. If the ISE is set to "1", the CPU activates the extended intelligent I/O service (El²OS). If a software interrupt is output by the INT instruction, the instruction currently being executed is suspended, the interrupt processing routine is performed, and hardware interrupts are disabled.

■ Processing for Interrupt Operation




Figure 6.4-3 Flow of Interrupt Processing

6.4.3 Procedure for Using Hardware Interrupts

Before hardware interrupts can be used, the system stack area, peripheral function (resource), and interrupt control register (ICR) must be set.

■ Procedure for Using Hardware Interrupts

Start (1) Set the system stack area Initialize the peripheral function Interrupt processing program Stack processing branches to Set the ICR in the interrupt (3)Processing for interrupt to the the interrupt vector controller peripheral function (execute the interrupt processing routine) (7) Hardware Set operation start for the processing (4) peripheral function. Set the (9)Clear the interrupt cause interrupt enable bit to enable Set the ILM and I in the PS Interrupt return instruction (10)(RETI)

Figure 6.4-4 Procedure for Using Hardware Interrupts

1. Set the system stack area.

Main program

Main program

Interrupt request generated

(6)

- 2. Set the operation of a peripheral function (resource).
- 3. Set the interrupt control register (ICR).
- 4. Set the interrupt enable bit of the peripheral function (resource) to enable the output of interrupt requests.
- 5. Set the interrupt level mask register (ILM) and interrupt enable flag (I) to interrupt acceptable.
- 6. If an interrupt request of the peripheral function (resource) is detected, a hardware interrupt request is output.
- 7. The interrupt processing hardware saves the dedicated register values to the system stack. The processing then branches to the interrupt processing program.

CHAPTER 6 INTERRUPTS

- 8. The interrupt processing program processes the peripheral function (resource) in response to the generated interrupt.
- 9. Clear the peripheral function (resource) interrupt request.
- 10.Execute the interrupt return instruction (RETI instruction), and return to the program before branching.

6.4.4 Multiple Interrupts

Multiple hardware interrupts can be implemented in response to multiple interrupt requests from peripheral functions (resources). However, multiple extended intelligent I/O services cannot be activated.

■ Multiple Interrupts

O Operation of multiple interrupts

If an interrupt request with an interrupt level that is higher than the one being executed is output, the current interrupt processing is suspended and the higher-priority interrupt request is executed. When the processing of the higher-priority interrupt ends, the previous interrupt processing resumes.

If, during execution of interrupt processing, an interrupt request with a level equal to or lower than the current interrupt processing is output, the new interrupt request is suspended until the current interrupt processing ends, unless the I flag of the condition code register (ICR) or the interrupt level mask register (ILM) is changed. When the current interrupt processing ends, the suspended interrupt request is executed.

Other multiple interrupts to be activated during an interrupt can be temporarily disabled by setting the I flag in the condition code register (CCR) in the interrupt processing routine to interrupts not allowed (CCR: I = 0) or the interrupt level mask register (ILM) to interrupts not allowed (ILM = 000_B).

Note:

- 0 to 7 can be set as the interrupt level. If level 7 is set, the CPU does not accept interrupt requests.
- The extended intelligent I/O service (EI²OS) cannot be used for the activation of multiple interrupts. During processing of the extended intelligent I/O service (EI²OS), all other interrupt requests and extended intelligent I/O service requests are held.

O Example of multiple interrupts

This example of multiple interrupt processing assumes that a timer interrupt is given a priority that is higher than an A/D converter interrupt. In this example, the A/D converter interrupt level is set to 2, and the timer interrupt level is set to 1. If a timer interrupt is generated during processing of the A/D converter interrupt, the processing shown in Figure 6.4-5 "Example of Multiple Interrupts" is performed.




Figure 6.4-5 Example of Multiple Interrupt Processing

6.4.5 Hardware Interrupt Processing Time

This section describes the processing time required from the output of a hardware interrupt request until the interrupt processing routine is executed.

■ Hardware Interrupt Processing Time

The interrupt request sampling wait time and the interrupt handling time (time required to prepare for interrupt processing) are required from the output of a hardware interrupt request until the interrupt processing routine is executed.




Figure 6.4-6 Interrupt Processing Time

O Interrupt request sampling wait time

The interrupt request sampling wait time refers to the time required from the output of an interrupt request by a peripheral function (resource) until the instruction being executed terminates. The CPU checks through sampling whether an interrupt request is output in the final cycle of an instruction being executed. The interrupt request sampling wait time is required because no interrupt request can be recognized while an instruction is being executed.

CHAPTER 6 INTERRUPTS

After accepting an interrupt request, the CPU saves the values of dedicated registers to the system stack and fetches the interrupt vector. The interrupt handling time is therefore required. Obtain the interrupt handling time by using the following equations:

When an interrupt starts to be processed: $\phi = 24 + 6 \times Z$ machine cycles When control is returned from an interrupt: $\phi = 11 + 6 \times Z$ machine cycles (RETI instruction)

The interrupt handling time varies depending on the address of the stack pointer.

Table 6.4-3 Interpolation Values (Z) for the Interrupt Handling Time

| Address pointed to by the stack pointer | Interpolation value (Z) | | |
|---|-------------------------|--|--|
| External 8-bit | +4 | | |
| External even-numbered address | +1 | | |
| External odd-numbered address | +4 | | |
| Internal even-numbered address | 0 | | |
| Internal odd-numbered address | +2 | | |

6.5 Software Interrupts

When the software interrupt instruction is executed, control is transferred from the main program to the interrupt processing program. Hardware interrupts are disabled while the software interrupt instruction is being executed.

■ Software Interrupt Activation

Software interrupt activation

The INT instruction is used to activate a software interrupt. A software interrupt does not have an interrupt request flag bit or enable flag like that of a hardware interrupt. Thus, an interrupt request is output whenever the INT instruction is executed.

O Hardware interrupt suppression

Since the INT instruction does not have interrupt levels, the interrupt level mask register (ILM) is not updated. During the execution of the INT instruction, the I flag of the condition code register (CCR) is set to 0, and hardware interrupts are masked.

To enable hardware interrupts during software interrupt processing, set the I flag of the condition code register (CCR) to "1" in the software interrupt processing routine.

O Software interrupt operation

When the CPU fetches the INT instruction, the software interrupt processing microcode is activated. This microcode saves the internal CPU registers on the system stack, masks hardware interrupts (CCR: I = 0), and branches to the corresponding interrupt vector.


See Section 6.2 "Interrupt Causes and Interrupt Vectors", in CHAPTER 6 "INTERRUPTS" for more information about the allocation of interrupt numbers and interrupt vectors.

■ Returning from a Software Interrupt

In the interrupt processing program, when the interrupt return instruction (RETI instruction) is executed, the data saved to the system stack is restored to the dedicated registers and the processing that was being executed before branching for the interrupt is resumed.

■ Software Interrupt Operation

Figure 6.5-1 Software Interrupt Operation



- 1. A software interrupt instruction is (INT instruction) executed.
- 2. The values of the dedicated registers are saved to the system stack. Hardware interrupts are masked. The processing branches to the interrupt vector.
- 3. The RETI instruction in the user interrupt processing routine terminates the interrupt processing.

Note:

When the program bank register (PCB) is " FF_H ", the vector area of the CALLV instruction overlaps the INT #vct8 instruction table. When you create software, watch for duplicated addresses of the CALLV and INT #vct8 instructions.

6.6 Interrupt of Extended Intelligent I/O Service (EI²OS)

The extended intelligent I/O service (El²OS) automatically transfers data between a peripheral function (resource) and memory. When the data transfer terminates, a hardware interrupt is generated.

■ Extended Intelligent I/O Service (El²OS)

The extended intelligent I/O service (EI²OS) is a type of hardware interrupt. EI²OS transfers data between a peripheral function (resource) and memory. The user should create program to activate and terminate EI²OS but need not create a data transfer program.

O Advantages of extended intelligent I/O service (El²OS)

Compared to data transfer performed by the interrupt processing routine, El²OS has the following advantages.

- Coding a transfer program is not necessary, reducing program size.
- Since transfer can be activated due to an interrupt cause of a peripheral function (resource), there is no need of polling for a data transfer cause.
- Incrementing of a transfer address can be selected.
- Incrementing or no update can be selected for the I/O register address.

O Extended intelligent I/O service (El²OS) termination interrupt

The processing branches to the interrupt processing routine when data transfer by EI²OS terminates.

An interrupt processing program can determine the El²OS termination cause by checking the El²OS status bits (S1 and S0) of the interrupt control register (ICR).

Interrupt numbers and interrupt vectors are permanently set for each peripheral. See Section 6.2 "Interrupt Causes and Interrupt Vectors", in CHAPTER 6 "INTERRUPTS" for more information.

O Interrupt control register (ICR)

This register, which is located in the interrupt controller, activates El²OS, specifies the El²OS channel, and displays the El²OS termination status.

O Extended intelligent I/O service (EI²OS) descriptor (ISD)

This descriptor, which is located in RAM at $000100_{\rm H}$ to $00017F_{\rm H}$, is an eight-byte data that retains the transfer mode, resource address, transfer count, and buffer address. The descriptor handles 16 channels. The channel is specified by the interrupt control register (ICR).


Note:

When the extended intelligent I/O service (EI²OS) is operating, execution of the CPU program stops.

When REALOS is used, El²OS is disabled.

■ Operation of the Extended Intelligent I/O Service (El²OS)

Figure 6.6-1 Extended Intelligent I/O Service (EI²OS) Operation



- 1. A peripheral function (resource) outputs an interrupt request.
- 2. The interrupt controller selects the El²OS descriptor in accordance with the setting in the interrupt control register (ICR).
- 3. The transfer source and transfer destination are read from the descriptor.
- 4. Transfer is performed between resource and memory.
- 5. After data transfer is completed, the interrupt request flag bit of the peripheral function (resource) is cleared to "0".

6.6.1 Extended Intelligent I/O Service (EI²OS) Descriptor (ISD)

The extended intelligent I/O service (El^2OS) descriptor (ISD) resides in internal RAM at 000100_H to $00017F_H$. The ISD consists of 8 bytes x 16 channels.

■ Configuration of the Extended Intelligent I/O Service (EI²OS) Descriptor (ISD)

The ISD consists of 8 bytes x 16 channels.

MSB

Data counter upper 8 bits (DCTH)

Data counter lower 8 bits (DCTL)

I/O register address pointer upper 8 b its (I/OAH)

I/O register address pointer lower 8 b its (I/OAL)

EI2OS status register (ISCS)

Buffer address pointer upper 8 bits (BAPH)

Buffer address pointer middle 8 bits (BAPM)

First ISD address (000100_H + 8 x ICS)

Buffer address pointer lower 8 bits (BAPL)

L

MSB: Most significant bit

LSB: Least significant bit

Figure 6.6-2 Configuration of El²OS Descriptor (ISD)

Table 6.6-1 Correspondence between Channel Numbers and Descriptor Addresses

| Channel | Descriptor address (*1) | | |
|---------|-------------------------|--|--|
| 0 | 000100 _H | | |
| 1 | 000108 _H | | |
| 2 | 000110 _H | | |
| 3 | 000118 _H | | |
| 4 | 000120 _H | | |
| 5 | 000128 _H | | |
| 6 | 000130 _H | | |
| 7 | 000138 _H | | |
| 8 | 000140 _H | | |

CHAPTER 6 INTERRUPTS

Table 6.6-1 Correspondence between Channel Numbers and Descriptor Addresses

| Channel | Descriptor address (*1) |
|---------|-------------------------|
| 9 | 000148 _H |
| 10 | 000150 _H |
| 11 | 000158 _H |
| 12 | 000160 _H |
| 13 | 000168 _H |
| 14 | 000170 _H |
| 15 | 000178 _H |

^{*} The ISD address indicates the first address of 8 bytes.

6.6.2 Registers of the Extended Intelligent I/O Service (EI²OS) Descriptor (ISD)

The extended intelligent I/O service (EI²OS) descriptor (ISD) consists of the following four registers that account for eight bytes in total:


- Data counter (DCT: 2 bytes)
- I/O register address pointer (I/OA: 2 bytes)
- El²OS status register (ISCS: 1 byte)
- Buffer address pointer (BAP: 3 bytes)

The initial values of these registers are undefined.

■ Data Counter (DCT)

The DCT is a 16-bit register in which a transfer data byte count can be set. Every time one byte of data is transferred, the counter is decremented by one. El²OS terminates when the data counter reaches "0000_H".


Figure 6.6-3 Configuration of DCT



■ I/O Register Address Pointer (IOA)

The IOA is a 16-bit register that indicates the lower address (A15 to A0) of the I/O register used to transfer data to and from the buffer. The upper address (A23 to A16) is 00_H . Any I/O from 0000_H to FFFF_H can be specified by address.

Figure 6.6-4 Configuration of I/O Register Address Pointer (IOA)



■ Extended Intelligent I/O Service (El²OS) Status Register (ISCS)

The ISCS is an 8-bit register. The ISCS indicates the update/fixed for the buffer address pointer and I/O register address pointer, transfer data format (byte or word), and transfer direction.


bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value XXXXXXXX RESV RESV RESV IF BW BF DIR SE R/W R/W R/W R/W R/W R/W R/W R/W SE El²OS termination control bit 0 Not terminated by a request from the peripheral function. Terminated by a request from the peripheral function 1 DIR Data transfer direction specification bit 0 I/O register address pointer -> buffer address pointer. Buffer address pointer -> I/O register address pointer 1 BF BAP update/fixed selection bit 0 After data transfer, the buffer address pointer is updated. (*1) 1 After data transfer, the buffer address pointer is not updated. BW Transfer data length specification bit 0 Byte Word 1 IF IOA update/fixed selection bit 0 After data transfer, the I/O register address pointer is updated. (*2) After data transfer, the buffer address pointer is not updated RESV Reserved bits 0 must be written to these bits. R/W : Read-write X : Undefined : Only the lower 16 bits of the buffer address pointer change. The buffer address pointer can only be incremented. *2 : The address pointer can only be incremented.

Figure 6.6-5 Configuration of El²OS Status Register (ISCS)

■ Buffer Address Pointer (BAP)

The buffer address pointer (BAP) is a 24-bit register in which a memory address of the data transfer source can be set in the EI²OS operation. Data can be transferred between a 16M-byte memory address and a peripheral function (resource) address because a BAP exists in every channel of EI²OS. If the BAP update/fixed selection bit (BF) of the EI²OS status register (ISCS) is set to "0", only the lower 16 bits (BAPM and BAPL) are incremented and the upper 8 bits (BAPH) are not incremented.

Figure 6.6-6 Configuration of Buffer Address Pointer (BAP)



Reference:

- The area that can be specified by the I/O address pointer (IOA) extends from 000000_H to 00FFFF_H.
- The area that can be specified with the buffer address pointer (BAP) extends from 000000_H to FFFFFF_H.
- The maximum transfer count that can be specified by the data counter (DCT) is 65,536 (64 K bytes).

6.6.3 Operation of the Extended Intelligent I/O Service (EI²OS)

The CPU uses El²OS to transfer data if a peripheral function (resource) outputs an interrupt request while the corresponding interrupt control register (ICR) is set to enable the activation of El²OS. When the El²OS processing terminates, the hardware interrupt processing is performed.

■ Operation Flow of the Extended Intelligent I/O Service (El²OS)

Interrupt request generated by peripheral ISE="1 YES Read ISD/ISCS Interrupt sequence Termination YES equest from periphe function YES SE="1 NO NO YES DIR="1" √NO Data indicated by BAP Data indicated by I/OA √ (data transfer) emory indicated by BAP nemory indicated by I/OA YES IF="0" NO Updage value Update I/OA BF="0' NO Updage value by BW Update BAP (-1) Decrement DCT EI2OS termination processing DCT="00_B NO Set S1 and S0 to "00B" Set S1 and S0 to "01_B" Set S1 and S0 to "11_B" Clear interrupt request from the peripheral function Clear ISE to "0" Return to CPU operation Interrupt sequence ISD : El2OS descriptor ISCS : El²OS status register IOA update/fixed selection bit inte EI2OS status register (ISCS) BW Transfer data length specification bit in the El²OS status register (ISCS) BAP update/fixed selection bit in the El²OS status register (ISCS) DIR : Data transfer direction specification bit in the El²OS status register (ISCS) EI2OS termination control bit in the EI2OS status register (ISCS) SE DCT : Data counter I/OA I/O register address pointer Buffer address pointer El²OS enable bit in the interrupt controlregister (ICR) BAP ISE S1, S0: El2OS status in the interrupt control register (ICR)


Figure 6.6-7 Flow of Extended Intelligent I/O Service (El²OS) Operation

6.6.4 Procedure for Using the Extended Intelligent I/O Service (EI²OS)

Before the extended intelligent I/O service (El²OS) can be used, the system stack area, extended intelligent I/O service (El²OS) descriptor, perpheral function (resource), and interrupt control register (ICR) must be set.

■ Procedure for Using the Extended Intelligent I/O Service (EI²OS)

Figure 6.6-8 Procedure for Using the Extended Intelligent I/O Service (EI²OS)



6.6.5 Processing Time of the Extended Intelligent I/O Service (EI²OS)

The time required to process the extended intelligent I/O service (EI²OS) varies with the settings for the EI²OS descriptor (ISD):

- Setting in the El²OS status register (ISCS)
- Address pointed to by the I/O register address pointer (I/OA)
- Address pointed to by the buffer address pointer (BAP)
- External data bus length for external access
- Transfer data length

Because the hardware interrupt is activated when data transfer by El²OS terminates, the interrupt handling time is added.

■ Processing Time (one transfer time) of the Extended Intelligent I/O Service (EI²OS)

When data transfer continues

The EI²OS processing time for data transfer continuation is shown in Table 6.6-2 "Extended Intelligent I/O Service Execution Time" based on the EI²OS status register (ISCS) setting.

Table 6.6-2 Extended Intelligent I/O Service Execution Time

| El ² OS termination control bit (SE | Terminates due to termination request from the peripherall | | Ignores termination request from the peripheral | | |
|--|--|--------|---|--------|----|
| I/OA update/fixed selection bit (IF | Fixed | Update | Fixed | Update | |
| BAP address update/fixed selection | Fixed | 32 | 34 | 33 | 35 |
| bit (BF) setting | Update | 34 | 36 | 35 | 37 |

Unit: Machine cycle (One machine cycle corresponds to one clock cycle of the machine clock (φ).

As shown in Table 6.3-3 "Correspondence between the El²OS Channel Selection Bits and Descriptor Addresses", interpolation is necessary depending on the El²OS execution condition.

Table 6.6-3 Data Transfer Interpolation Value for El²OS Execution Time

| I/O register address pointer | | | Internal access | | External access | |
|------------------------------|----------------------------------|--------|-----------------|-----|-----------------|-------|
| | | | B/Even | Odd | B/Even | 8/Odd |
| Buffer | Internal access External access | B/Even | 0 | +2 | +1 | +4 |
| address pointer | | Odd | +2 | +4 | +3 | +6 |
| | | B/Even | +1 | +3 | +2 | +5 |
| | | 8/Odd | +4 | +6 | +5 | +8 |

B: Byte data transfer

8: External bus using the 8-bit word transfer Even: Even-numbered address word transfer Odd: Odd-numbered address word transfer

O When the data counter (DCT) count terminates (final data transfer)

Interrupt handling time is added because the hardware interrupt is activated when data transfer by El²OS terminates. The El²OS processing time when counting terminates is calculated by using the equation below. Z in this equation is a correction value for the interrupt handling time.

EI²OS processing time when counting terminates = EI²OS processing time when data is transferred +
$$(21 + 6 \times Z)$$
 machine cycles

Interrupt handling time

The interrupt handling time is different for each address pointed to by the stack pointer.

Table 6.6-4 Interpolation Value (Z) for the Interrupt Handling Time

| Address pointed to by the stack pointer | Interpolation value (Z) | | |
|---|-------------------------|--|--|
| External 8-bit | +4 | | |
| External even-numbered address | +1 | | |
| External odd-numbered address | +4 | | |
| Internal even-numbered address | 0 | | |
| Internal odd-numbered address | +2 | | |

CHAPTER 6 INTERRUPTS

O For termination by a termination request from the peripheral function (resource)

When data transfer by El^2OS is terminated before completion due to a termination request from the peripheral function (resource) (ICR: S1, S0 = 11_B), the data transfer is not performed and a hardware interrupt is activated. The El^2OS processing time is calculated with the following formula. Z in the formula indicates the interpolation value for the interrupt handling time (Table 6.6-4 "Interpolation Value (Z) for the Interrupt Handling Time").

 El^2OS processing time for termination before completion = 36 + 6 x Z) machine cycles

One machine cycle corresponds to one clock cycle of the machine clock (ϕ).

6.7 Exception Processing Interrupt

In the MB90560 and 565 series, exception processing occurs if an undefined instruction is executed. Exception processing is basically the same as an interrupt. When an exception occurs between instructions, program processing is interrupted and the processing branches to the exception processing routine.

Exception processing, occurring due to an unexpected operation, can be used to execute an undefined instruction and detect a CPU runaway status during debugging.

■ Exception Processing

Exception processing operation

In the MB90560 and 565 series, the processing branches to the exception processing routine if an instruction undefined in the instruction map is executed.

The following processing is executed before exception processing branches to the interrupt routine:

- The A, DPR, ADB, DTB, PCB, PC, and PS registers are saved to the system stack.
- The I flag of the condition code register (CCR) is cleared to 0, and hardware interrupts are masked.
- The S flag of the condition code register (CCR) is set to 1, and the system stack is activated

The program counter (PC) value saved to the stack is the exact address where the undefined instruction is stored. For 2-byte or longer instruction codes, the code identified as undefined is stored at this address. When the exception factor type must be determined within the exception processing routine, use this PC value.

Return from exception processing

If the RETI instruction is used to return control from exception processing, a branch to the exception processing routine occurs again because the PC is pointing to an undefined instruction. Use a software reset or input the "L" level from the RST pin (an external reset).

6.8 Stack Operations for Interrupt Processing

Once an interrupt is accepted, the contents of the dedicated registers are saved to the system stack before a branch to interrupt processing. Execute the interrupt return instruction after the interrupt processing terminates to restore the values saved on the system stack to the dedicated registers.

■ Stack Operations at the Start of Interrupt Processing

Once an interrupt is accepted, the CPU saves the contents of the current dedicated registers to the system stack in the order given below:

- Accumulator (A)
- Direct page register (DPR)
- Additional data bank register (ADB)
- Data bank register (DTB)
- Program bank register (PCB)
- Program counter (PC)
- Processor status (PS)

Immediately before interrupt Immediately after interrupt Address Memory Address Memory 08FF⊦ 00н SSB 00H SSB 08FF 08FE 08FE SP SP 00н SSP 08FE ХХн Н SSP 08F2н ХХн 00н 0000н 08FE ХХн 0000н 08FE 08н ΑL ХХн FЕн AL AΗ AL ХХн 01н DPR 01_H ADB 00H ХХн DPR 01H ADB 00H 00н ADB 00н ХХн DTB DTB 00H PCB FFH DTB 00H PCB FFH ХХн FFн PCB ХХн 80н PC 803Fн ХХн 803Fн 3Гн PC ХХн 20н 08**F**2н 08F2H Е0н 20Е0н XXH20Е0н ← SP after update **←**Byte -Byte

Figure 6.8-1 Stack Operations at the Start of Interrupt Processing

■ Stack Operations on Return from Interrupt Processing

When the interrupt return instruction (RETI) is executed at the termination of interrupt processing, the PS, PC, PCB, DTB, ADB, DPR, and A values are returned from the stack in reverse order from the order they were placed on the stack. The dedicated registers are restored to the status they had immediately before the start of interrupt processing.

■ Stack Area

Stack area allocation

The stack area is used for saving and restoring the program counter (PC) when the subroutine call instruction (CALL) and vector call instruction (CALLV) are executed in addition to interrupt processing. The stack area is used for temporary saving and restoring of registers by the PUSHW and POPW instructions.

The stack area is allocated together with the data area in RAM.




Figure 6.8-2 Stack Area

Note:

- Generally set an even-numbered address in the stack pointers (SSP and USP). If an oddnumbered address is set, one extra cycle is required to save data to, and restore data from the stack.
- Allocate the system stack area, user stack area, and data area so that they do not overlap.

O System stack and user stack

The system stack area is used for interrupt processing. When an interrupt is output, the user area being used is switched to the system stack. Use only the system stack unless the stack space needs to be divided in particular.

6.9 Sample Programs for Interrupt Processing

This section contains sample programs for interrupt processing.

■ Sample Programs for Interrupt Processing

Processing specifications

The following is a sample program for an interrupt that uses external interrupt 0 (INT0).

Sample coding

```
;Port 1 direction register ;DTP/interrupt permission register ;DTP/interrupt cause register ;Request level setting register ;Interrupt control register 00
DDR1
        EQU 000011H
ENIR EQU 000030H
EIRR EQU 000031H
ELVR EQU 000032H
ICR00 EQU 0000B0H
STACK SSEG
                                  ;Stack
        RW
               100
STACK_T RW
STACK
        ENDS
;-----Main program ------
CODE
         CSEG
START:
                           ;General-purpose registers
         MOV RP,#0
                                  use the first bank.
         MOV ILM, #07H ;Sets ILM in PS to level 7.
MOV A, #!STACK_T ;Sets system stack.
          MOV SSB, A
          MOVW A, #STACK_T ;Sets stack pointer, then
MOVW SP, A ;Sets SSP because S flag:
          MOVW SP, A
                                  ;Sets SSP because S flag = 1.
          MOV DDR1, #00000000B ;Sets P10/INT0 pin to input.
          OR CCR, #040H ;Sets I flag of CCR in PS,
                                   enables interrupts.
          MOV I:ICR00, #00H ;Sets interrupt level to 0
                                   (highest priority).
          MOV I:ELVR, #00000001B; Requests that INTO be made level H.
          MOV I:EIRR, #00H ;Clears INTO interrupt cause.
          MOV I:ENIR, #01H
                                 ;Enables INTO input.
          :
LOOP:
         NOP
                                  ;Dummy loop
          NOP
          NOP
         NOP
          BRA LOOP
                                  ;Unconditional jump
-----Interrupt program ------
ED INT1:
          MOV I:EIRR, #00H ;Acceptance of new INTO not allowed
          NOP
          NOP
          NOP
          NOP
```

```
NOP
       NOP
                        ;Return from interrupt
       RETI
CODE
       ENDS
;-----Vector setting------
VECT
       CSEGABS=0FFH
       ORG 0FF98H
                        ;Sets vector for interrupt #25 (19H).
       DSL ED_INT1
       ORG OFFDCH
                        ;Sets reset vector.
       DSL START
                        ;Sets single-chip mode.
       DB
           00H
VECT
       ENDS
       END START
```

■ Processing Specifications of Sample Program for Extended Intelligent I/O Service (El²OS)

O Processing Specifications

- 1. This program detects the H level signal input to the INT0 pin and activates the extended intelligent I/O service (EI²OS).
- 2. When the H level is input to the INT0 pin, El²OS is activated. Data is transferred from port 0 to the memory at the 3000_H address.
- 3. The number of transfer data bytes is 100 bytes. After 100 bytes are transferred, an interrupt is generated because El²OS transfer has terminated.

Sample coding

```
DDR1
      EOU
                            ;Port 1-direction register
            000011H
      EQU 000030H
ENIR
                            ;DTP/interrupt permission register
EIRR EQU 000031H
                            ;DTP/interrupt cause register
ELVR EQU 000032H
                            ;Request level setting register
ICR00 EQU 0000B0H
                            ;Interrupt control register 00
BAPL
                           ;Lower buffer address pointer
      EQU 000100H
BAPM
      EQU 000101H
                           ;Middle buffer address pointer
BAPH
      EQU 000102H
                           ;Upper buffer address pointer
      EQU 000103H
ISCS
                            ;EI2OS status
I/OAL EQU 000104H
                          ;Lower I/O address pointer
I/OAH EQU 000105H
                           ;Upper I/O address pointer
DCTL
      EQU 000106H
                           ;Low-order data counter
      EQU 000107H
DCTH
                           ;High-order data counter
ER0
     EQU EIRR:0
                           ;Definition of external interrupt
                            request flag bit
STACK SSEG
                            ;Stack
            100
      RW
STACK T RW
            1
STACK ENDS
      ------Main program-----
CODE
      CSEG
START:
            CCR, #0BFH
                           ;Clears the I flag of the CCR in the
      AND
                            PS and prohibits interrupts.
       VOM
          RP, #00
                           ;Sets the register bank pointer.
       MOV A, #!STACK_T ;Sets the system stack.
       MOV SSB, A
```

CHAPTER 6 INTERRUPTS

```
MVVOM
            A, #STACK_T
                               ;Sets the stack pointer, then
                               ;Sets SSP because the S flag = 1.
       MVVOM
             SP, A
             I:DDR1, #0000000B;Sets the P10/INTO pin to input.
       VOM
                              ;Sets the buffer address (003000H).
       MOV
             BAPL, #00H
       VOM
             BAPM, #30H
             BAPH, #00H
       VOM
             ISCS, #00010001B ; No I/O address update, byte
       VOM
                               transfer, buffer address updated
                               ;I/O -> buffer transfer, terminated
                               by the peripheral function.
       MOV
             I/OAL, #00H
                               ;Sets the transfer source address
                               (port 0:000000H).
             I/OAH, #00H
       VOM
       VOM
             DCTL, #64H
                               ;Sets the number of transfer bytes
                               (100 bytes).
       VOM
             DCTH, #00H
             I:ICR00, #00001000B; EI2OS channel 0, EI2OS enable,
       VOM
                                interrupt level 0
                                (highest priority)
       VOM
             I:ELVR, #00000001B; Requests that INTO be made H level.
                               ;Clears the INTO interrupt cause.
       VOM
             I:EIRR, #00H
             I:ENIR, #01H
                               ; Enables INTO interrupts.
       VOM
       VOM
             ILM, #07H
                               ;Sets the ILM in the PS to level 7.
             CCR, #040H
                               ;Sets the I flag of the CCR in the
       OR
                               PS and enables interrupts.
        :
LOOP
       BRA
             LOOP
                               ;Infinite loop
;-----Interrupt program-----
WARI
       CLRB ER0
                               ;Clears interrupt/DTP request flag.
        :
       User processing
                               ; Checks EI2OS termination factor,
                               ; processes data in buffer,
                               sets EI2OS again.
       RETI
CODE
       ENDS
;------Vectort processing-----
VECT
       CSEG ABS=0FFH
       ORG
             0FFD0H
                               ;Sets vector for interrupt #11
(0BH).
       DSL
             WARI
       ORG
             0FFDCH
                               ;Sets reset vector.
       DSL
             START
       DB
             00H
                               ;Sets single-chip mode.
VECT
       ENDS
       END
             START
```

CHAPTER 7 SETTING A MODE

This chapter describes the operating modes of the MB90560/565 series.


- 7.1 "Setting a Mode"
- 7.2 "Mode Pins (MD2 to MD0)"
- 7.3 "Mode Data Register"

7.1 Setting a Mode

Set the mode pin level used after a reset and the mode data in the mode register to determine the operating mode.

■ Mode Setting

Figure 7.1-1 Mode Classification



Operating Modes

An operating mode can be specified in the mode pins (MD2 to MD0) and the bus mode setting bits (M1 and M0) of the mode data register. The microcontroller operates in the specified operating mode.

Note:

Set single-chip mode for the MB90560 and 565 series.

To set single-chip mode, set the MD2 to MD0 pins to " 011_B " and the M1 and M0 bits of the mode data register to " 00_B ", respectively.

■ Bus Mode

The bus mode varies depending on whether the memory into which the reset vector should be read is internal or external. Set the MD2 to MD0 pins and the M1 and M0 bits of the mode data register to specify a bus mode. Set the MD2 to MD0 pins to determine a bus mode in which a reset vector and mode data should be read. Additionally, set the M1 and M0 bits of the mode data register to specify a bus mode.

For more information, see Sections 7.2 "Mode Pins (MD2 to MD0)" and 7.3 "Mode Data Register".

■ RUN Mode

The RUN mode means CPU operating mode. The RUN mode includes main clock mode, PLL clock mode, and various low power consumption modes. See CHAPTER 5 "LOW POWER CONSUMPTION MODE" for details.

7.2 Mode Pins (MD2 to MD0)

Three external pins, MD2 to MD0, are supported as the mode pins. These are used to specify how the reset vector and mode data are fetched.

■ Mode Pins (MD2 to MD0)

Use the mode pins to specify whether a reset vector should be read from external or internal memory. Use the mode data register to specify the external data bus width if a reset vector should be read from external memory.

For a built-in flash memory type, use the mode pins to specify the flash memory write mode in which a program should be written to the built-in flash memory.

Table 7.2-1 Mode Pin Settings

| MD2 | MD2 | MD0 | Mode name | Reset vector access area | External data bus width | Remarks |
|-----|-----|-----|-------------------------|--------------------------|-------------------------------------|--|
| 0 | 0 | 0 | Setting not allowed | | | |
| 0 | 0 | 1 | | | | |
| 0 | 1 | 0 | | | | |
| 0 | 1 | 1 | Internal vector mode | Internal memory | Specified in the mode data register | The reset sequence and subsequent sequences are controlled by mode data. |
| 1 | 0 | 0 | Setting not allowed | | | |
| 1 | 0 | 1 | | | | |
| 1 | 1 | 0 | Flash serial write mode | - | - | - |
| 1 | 1 | 1 | Flash memory mode | - | - | Mode when the parallel writer is used |

MD2 to MD0: Connect the pins to Vss for 0 and to Vcc for 1.

Another terminal must be also set. For details, see CHAPTER 21 "EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION".

^{*:} The flash memory serial write cannot be executed just by setting the mode terminal.


7.3 Mode Data Register

The mode data register is at memory location $\mathsf{FFFDF}_{\mathsf{H}_1}$ and is used to specify the operation after a reset sequence.

■ Mode Data Register

The mode data at address "FFFFDF $_H$ " can be fetched to the mode data register while a reset sequence is being executed. The contents of the mode data register can be changed while a reset sequence is being executed. They cannot be changed using an instruction. The mode data setting takes effect after a reset sequence.

Figure 7.3-1 Mode Data Register Configuration



Bus Mode Setting Bits

The bus mode setting bits specify operating mode after a reset sequence.

Table 7.3-1 Bus Mode Setting Bits and Functions

| M1 | MO | Function | Remarks |
|----|----|-----------------------|--------------------------|
| 0 | 0 | Single-chip mode | Described in this manual |
| 0 | 1 | (Setting not allowed) | - |
| 1 | 0 | | |
| 1 | 1 | | |




Figure 7.3-2 Memory Map in Single-Chip Mode

■ Relationship between Mode Pins and Mode Data

Table 7.3-2 Relationship between Mode Pins and Mode Data

| Bus mode | Мо | de pin settin | Mode data settings | | |
|------------------|-----|---------------|--------------------|----|----|
| Bus mode | MD2 | MD1 | MD0 | M1 | МО |
| Single-chip mode | 0 | 1 | 1 | 0 | 0 |

CHAPTER 7 SETTING A MODE

This chapter describes the functions and operations of the I/O ports.

- 8.1 "Overview of I/O Ports"
- 8.2 "Description of Registers of I/O Ports"
- 8.3 "Port 0"
- 8.4 "Port 1"
- 8.5 "Port 2"
- 8.6 "Port 3"
- 8.7 "Port 4"
- 8.8 "Port 5"
- 8.9 "Port 6"
- 8.10 "Sample I/O Port Program"

8.1 Overview of I/O Ports

Up to 51 I/O ports (parallel I/O ports) are provided. The ports are also used as resource I/O pins (I/O pins of peripheral functions).

■ I/O Port Functions

I/O ports include port direction registers (DDRs) and port data registers (PDRs). Each bit in a DDR specifies input or output of a port pin. A PDR register specifies output data to a port pin. If a DDR register sets an I/O port pin to input, read a PDR register to read the level value of the port pin. If a DDR register sets an I/O port pin to output, the value of a PDR register is output to the port pin. The following lists resources to be used also as I/O port functions:

- Port 0: I/O port
- Port 1: I/O port/ (external interrupt input pins, free-running timer external clock input pin) resource used in combination
- Port 2: I/O port/ resource (16-bit reload timer, input capture) used in combination
- Port 3: I/O port/ resource (output compare, UART0) used in combination
- Port 4: I/O port/ resource (UART0, 8-bit/16-bit PPG timer) used in combination
- Port 5: I/O port/ resource (analog input pins) used in combination
- Port 6: I/O port/ resource (UART1) used in combination

Table 8.1-1 Functions of Individual Ports

| Port | Pin | Input form | Output form | Function | | | | | | | | |
|-------|----------------|-------------------|------------------------|---------------------|------|------|------|------|------|------|------|------|
| Port0 | P00 to P07 | | CMOS | General I/O port | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| Port1 | P10/INT0 to | | resistor selectable | General I/O port | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| | P17/FRCK | CMOS | | Resource | FRCK | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INT0 |
| Port2 | P20/TIN0 to | (hyster- esis) | | General I/O port | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| | P27/IN3 | | | Resource | IN3 | IN2 | IN1 | IN0 | T01 | TIN1 | TO0 | TIN0 |
| Port3 | P30/RTO0 to | | | General I/O port | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 |
| | P37/SOT0 | | | Resource | SOT0 | SIN0 | RTO5 | RTO4 | RTO3 | RTO2 | RTO1 | RTO0 |
| Port4 | P40/SCK0 to | CMOS (hyster- | | General I/O port | - | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| | P46/PPG5 | esis) | CMOS | Resource | - | PPG5 | PPG4 | PPG3 | PPG2 | PPG1 | PPG0 | SCK0 |
| Port5 | P50/AN0 to | Analog/ CMOS | | General I/O port | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |
| Ports | P57/AN7 | (hyster- esis) | | Analog input | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |
| | P60/SIN1 | CMOS (hyster- | G | General I/O port | - | - | - | - | P63 | P62 | P61 | P60 |
| Port6 | to P63/INT7 | esis) | | Resource | _ | _ | _ | _ | INT1 | SCK1 | SOT1 | SIN1 |
| | | | | Nesource | - | | - | • | DTTI | SUNT | 3011 | SINI |

Note:

Port 5 is also used for analog input pins. To use the port as a general-purpose port, set the Port 5 direction register (DDR5) and Port 5 data register (PDR5) as well as the analog input enable register (ADER) to $"00_H"$. A reset initializes the ADER to $"FF_H"$. To specify analog input and I/O ports for each pin, set the corresponding bit of the ADER to "0".

8.2 Registers for I/O ports

This section provides a list of registers related to I/O port settings.

■ Registers for I/O Ports

Table 8.2-1 Registers for Ports 0 to 6

| Register | Read/Write | Address | Initial value |
|---|------------|---------------------|-----------------------|
| Port 0 data register (PDR0) | R/W | 000000 _H | XXXXXXXX _B |
| Port 1 data register (PDR1) | R/W | 000001 _H | XXXXXXXX _B |
| Port 2 data register (PDR2) | R/W | 000002 _H | XXXXXXXX _B |
| Port 3 data register (PDR3) | R/W | 000003 _H | XXXXXXXX _B |
| Port 4 data register (PDR4) | R/W | 000004 _H | XXXXXXXX _B |
| Port 5 data register (PDR5) | R/W | 000005 _H | XXXXXXXX _B |
| Port 6 data register (PDR6) | R/W | 000006 _H | XXXXXXXX _B |
| Port 0 data direction register (DDR0) | R/W | 000010 _H | 00000000 _B |
| Port 1 data direction register (DDR1) | R/W | 000011 _H | 00000000 _B |
| Port 2 data direction register (DDR2) | R/W | 000012 _H | 00000000 _B |
| Port 3 data direction register (DDR3) | R/W | 000013 _H | 00000000 _B |
| Port 4 data direction register (DDR4) | R/W | 000014 _H | X0000000 _B |
| Port 5 data direction register (DDR5) | R/W | 000015 _H | 00000000 _B |
| Port 6 data direction register (DDR6) | R/W | 000016 _H | XXXX0000 _B |
| Analog data input enable register (ADER) | R/W | 000017 _H | 11111111 _B |
| Port 0 pull-up resistor setting register (RDR0) | R/W | 00008C _H | 00000000 _B |
| Port 1 pull-up resistor setting register (RDR1) | R/W | 00008D _H | 00000000 _B |

R/W: Read/write enabled

X: Undefined

8.3 Port 0

Port 0 is an I/O port. This section describes the configuration of Port 0, a block diagram of pins, and registers.

■ Port 0 Configuration

Port 0 consists of the following elements:

- I/O pins
- Port 0 data register (PDR0)
- Port 0 data direction register (DDR0)
- Port 0 pull-up resistor setting register (RDR0)


■ Port 0 Pins

Table 8.3-1 Pin Settings of Port 0

| I/O port name | Pin name | I/O port | I/O form | | | |
|---------------|-----------|----------|--------------------|--------|--|--|
| 70 port name | Fill Hame | function | Input | Output | | |
| | P00 | P00 | | | | |
| | P01 | P01 | | | | |
| | P02 | P02 | | | | |
| Port 0 | P03 | P03 | CMOS (hysteresis) | CMOS | | |
| Folto | P04 | P04 | CINOS (Hysteresis) | CIVIOS | | |
| | P05 | P05 | | | | |
| | P06 | P06 | | | | |
| | P07 | P07 | | | | |

■ Block Diagram of Port 0 Pins

Figure 8.3-1 Block Diagram of Port 0 Pins



■ Port 0 Registers

Port 0 registers are PDR0, DDR0, and RDR0. The bits making up each register correspond to the port 0 pins on a one-to-one basis.

Table 8.3-2 Port 0 Pins and Their Corresponding Register Bits

| I/O Port | Register bits and corresponding port pins | | | | | | | | | | | |
|----------|---|-------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| Port 0 | PDR0,DDR0,RDR0 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | | | |
| | Corresponding pin | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | | | |

8.3.1 Port 0 Registers (PDR0, DDR0, and RDR0)

This section describes the port 0 registers

■ Functions of Port 0 Registers

O Port 0 data register (PDR0)

The PDR0 register specifies the output values of pins of Port 0.

O Port 0 data direction register (DDR0)

The DDR0 register specifies the I/O directions of pins of Port 0. A pin serves as an output port when a bit corresponding to the pin is set to "1". A pin serves as an input port when a bit corresponding to the pin is set to "0".

O Port 0 pull-up resistor setting register (RDR0)

Each bit of the RDR0 register corresponding to a pin specifies whether a pull-up resistor should be connected to, or disconnected from the pin. A pull-up resistor is connected to a pin of Port 0 when a bit corresponding to the pin is set to "1". A pull-up resistor is disconnected from a pin of Port 0 when a bit corresponding to the pin is set to "0".

Table 8.3-3 Port 0 Register Functions

| Register | Bit | During | reading | During | writing | Address | Initial value |
|---|-------|--|-------------|---|---------------------------------------|---------------------|-----------------------|
| Port 0 data register (PDR0) Port 0 direction register (DDR0) | value | Input port | Output port | Input port | Output port | Address | illitiai value |
| | 0 | "L" level. corresponding bit of PDR0 register is set to "0". | | "0" is written to the corresponding bit of PDR0 register. | | 000000 _H | XXXXXXX _B |
| | 1 | "H" level. corresponding bit of PDR0 register is set to | | "1" is written to the corresponding bit of PDR0 register. | The "H" level is output from the pin. | оооооод | ^^^^^ |
| | 0 | The correspondin register is set to " | | The pin serves as | an input port. | 000010 _H | 00000000 _B |
| | 1 | The correspondin register is set to " | | The pin serves as | an output port. | 0000 год | 0000000B |
| Port 0 pull-up resistor | 0 | register is set to "0". | | The pull-up resistor is disconnected and the pin has high impedance. | The pull-up resistor is disconnected. | 00008C _H | 00000000 |
| setting register (RDR0) | 1 | The correspondin register is set to " | | The pull-up resistor is connected and the pin retains the "H" level. | | 1 00000CH | 00000000 _B |

X: Undefined

8.3.2 Operation of Port 0

This section describes the operation of port 0.

■ Operation of Port 0

O Setting Port 0 as an output port in the Port 0 direction register (DDR0)

- The value stored in the Port 0 data register (PDR0) is output to the Port 0 pin.
- If the PDR0 register is read, the value stored in the PDR0 register is output.

O Setting Port 0 as an input port in the Port 0 direction register (DDR0)

- The Port 0 pin has high impedance. However, the Port 0 pin retains the "H" level if the bit in the Port 0 pull-up resistor register (RDR0) is set to "1" and thus the pull-up resistor is connected.
- If the Port 0 data register (PDR0) is set to a value, the value stored in the PDR0 register is retained but not output to the pin.
- If the PDR0 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR0 register, no bit specified for output in the DDR0 register is affected. For a bit specified for input in the DDR0 register, however, the pin input level is written to the PDR0 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR0 register and then specify the DDR0 register as an output port.

O Port operation after a reset

- When the CPU is reset, the DDR0 and RDR0 registers are initialized to "00_H" and the Port 0 pin has high impedance.
- The PDR0 register is not initialized when the CPU is reset. To use the PDR0 as an output
 port, first write an output value to the PDR0 register and then specify the DDR0 register as
 an output port.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 0 direction register (DDR0). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Note:

If a pull-up resistor is connected, setting the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) to "1" does not disconnect the pull-up resistor but holds the pin level at "H".

Table 8.3-4 States of Port 0 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time- base timer mode (SPL = 1, RDR = 0) | Stop mode or time- base timer mode (SPL = 1, RDR = 1) |
|------------|------------------|---------------|---|---|---|
| P00 to P07 | I/O port | I/O port | Input shut off/ output held | Input shut down/ output in Hi-z | Input shut down/held at H level |

SPL: Pin state specification bit of low-power consumption mode control register (LPMCR:SPL)

Hi-z: High impedance

8.4 Port 1

Port 1 is an I/O port that can also be used for resource input. Each of the port pins can be switched between a resource and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 1, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 1 Configuration

Port 1 consists of the following elements:

- I/O port pins/resource input pins (P10/INT0 to P17/FRCK)
- Port 1 data register (PDR1)
- Port 1 data direction register (DDR1)
- Port 1 pull-up resistor setting register (RDR1)

■ Port 1 Pins


The I/O pins of Port 1 also serve as resource input. The I/O pins, when used as resource input pins, cannot be used as I/O ports.

Table 8.4-1 Port 1 Pins

| I/O port | Pin | I/O Port | Pasaura | e function | I/O : | form | |
|----------|----------|----------|----------|---|--------------|--------|--|
| name | FIII | function | Resource | e function | Input | Output | |
| | P10/INT0 | P10 | INT0 | | | | |
| | P11/INT1 | P11 | INT1 | | | | |
| | P12/INT2 | P12 | INT2 | External | | | |
| | P13/INT3 | P13 | INT3 | interrupt | | | |
| Port 1 | P14/INT4 | P14 | INT4 | input | CMOS | CMOS | |
| 1 011 1 | P15/INT5 | P15 | INT5 | | (hysteresis) | Owice | |
| | P16/INT6 | P16 | INT6 | | | | |
| | P17/FRCK | P17 | FRCK | External clock input for free-running timer | | | |

■ Block Diagram of Port 1 Pins

Figure 8.4-1 Block Diagram of Port 1 Pins



■ Port 1 Registers

Port 1 registers are PDR1, DDR1, and RDR1. The bits making up each register correspond to the port 1 pins on a one-to-one basis.

Table 8.4-2 Port 1 Pins and Their Corresponding Register Bits

| I/O port name | Register bits and corresponding port pins | | | | | | | | | |
|---------------|---|-------|-------|-------|-------|-------|-------|------|------|--|
| Port 1 | PDR1,DDR1,RDR1 | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 | |
| | Corresponding pin | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | |

8.4.1 Port 1 Registers (PDR1, DDR1, and RDR1)

This section describes the port 1 registers.

■ Functions of Port 1 Registers

O Port 1 data register (PDR1)

The PDR1 register specifies the output value of each pin of Port 1.

○ Port 1 direction register (DDR1)

The DDR1 register specifies the I/O directions of pins of Port 1. A pin serves as an output port when a bit corresponding to the pin is set to "1". A pin serves as an input port when a bit corresponding to the pin is set to "0".

O Port 1 pull-up resistor setting register (RDR1)

Each bit of the RDR1 register corresponding to a pin specifies whether a pull-up resistor should be connected to, or disconnected from the pin. A pull-up resistor is connected to a pin of Port 1 when a bit corresponding to the pin is set to "1". A pull-up resistor is disconnected from a pin of Port 1 when a bit corresponding to the pin is set to "0".

Table 8.4-3 Port 1 Register Functions

| Register | Bit | During | reading | During | writing | Address | Initial value | |
|-------------------------------|------------------------------|--------------------------------|--|---|---|-----------------------|-----------------------|--|
| Register | value | Input port | Output port | Input port | Output port | Audress | illitiai value | |
| Port 1 data | 0 bit of PD register to "0". | | corresponding bit of PDR1 register is set | "0" is written to the corresponding bit of PDR1 register. | to the corresponding bit of PDR1 output from the pin. | | XXXXXXXX _B | |
| register (PDR1) | 1 | The pin is at the "H" level. | The corresponding bit of PDR1 register is set to "1". | "1" is written to the corresponding bit of PDR1 register. | The "H" level is output from the pin. | 000001 _H | ~~~~~~B | |
| Port 1 data | 0 | The correspon DDR1 register | | The pin serves port. | as an input | 000011 _H | 00000000 _B | |
| register (DDR1) | 1 | The correspon DDR1 register | | The pin serves port. | as an output | 000011 _H | Сососоо | |
| Port 1 pull-up resistor | 0 | | The pull-up resistor is disconnected and the pin has high impedance. | The pull-up resistor is disconnected. | 00008D _н | 00000000 _R | | |
| setting register (RDR1) | 1 | The correspon RDR1 register | | The pull-up resistor is connected and the pin retains the "H" level. | | Н | OUUUUUUUB | |

X: Undefined

8.4.2 Operation of Port 1

This section describes the operation of port 1.

■ Operation of Port 1

O Setting Port 1 as an output port in the Port 1 direction register (DDR1)

- Setting Port 1 as an output port in the Port 1 direction register (DDR1)
- The value stored in the Port 1 data register (PDR1) is output to the Port 1 pin. If the PDR1 register is read, the value stored in PDR1 register is output.

O Setting Port 1 as an input port in the Port 1 direction register (DDR1)

- The Port 1 pin has high impedance. However, the Port 1 pin retains the "H" level if the bit in the Port 1 pull-up resistor register (RDR1) is set to "1" and thus the pull-up resistor is connected.
- If the Port 1 data register (PDR1) is set to a value, the value stored in the PDR1 register is retained but not output to the pin.
- If the PDR1 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR1 register, no bit specified for output in the DDR1 register is affected. For a bit specified for input in the DDR1 register, however, the pin input level is written to the PDR1 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR1 register and then specify the DDR1 register as an output port.

O Port operation after a reset

- When the CPU is reset, the DDR1 and RDR1 registers are initialized to "00_H" and the Port 1 pin has high impedance.
- The PDR1 register is not initialized when the CPU is reset. To use the port in output mode, therefore, output mode must be specified in the DDR1 register after the output data is set in the PDR1 register.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 1 direction register (DDR1). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Note:

If a pull-up resistor is connected, setting the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) to "1" does not disconnect the pull-up resistor but holds the pin level at "H".

Table 8.4-4 States of Port 1 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time-base timer mode (SPL = 1, RDR = 0) | Stop mode or time-base timer mode (SPL = 1, RDR = 1) | |
|--------------|---|---|--|---|---|--|
| P10 to P17 | I/O port | I/O port | | | | |
| INT0 to INT6 | External interrupt input 0 to 6 | External interrupt input 0 to 6 | Input shut off/ | Input enabled/ | Input shut down/ held at H level | |
| FRCK | External clock input for free-running timer | External clock input for free-running timer | · | · | | |

SPL: Pin state specification bit of low-power consumption mode control register (LPMCR:SPL)

Hi-z: High impedance

Note: These pins serve as INT0 to INT6 and FRCK if they are used as resource functions.

8.5 Port 2

Port 2 is an I/O port that can also be used for resource input and output. Each of the port pins can be switched between a resource and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 2, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 2 Configuration

Port 2 consists of the following elements:

- I/O pins/resource I/O pins (P20/TIN0 to P27/IN3)
- Port 2 data register (PDR2)
- Port 2 data direction register (DDR2)

■ Port 2 Pins


The port 2 I/O pins are also used as resource I/O pins. The pins cannot be used as I/O port pins when they are used as resource I/O pins.

Table 8.5-1 Port 2 Pins

| I/O port | Pin | Port | | Resource function | I/O fo | rm | |
|----------|----------|----------|--|---|--------------|--------|--|
| name | FIII | function | | Resource function | Input | Output | |
| | P20/TIN0 | P20 | TIN0 | External clock input for reload timer 0 | | | |
| | P21/TO0 | P21 | · · · · · · · · · · · · · · · · · · · | Event output for reload timer 0 | | | |
| | P22/TIN1 | P22 | TIN1 External clock input for reload timer 1 | | | CMOS | |
| Port 2 | P23/TO1 | P23 | TO1 Event output for reload timer 1 | | CMOS | | |
| FOIL 2 | P24/IN0 | P24 | IN0 | Input capture channel 0 input | (hysteresis) | CIVIOS | |
| | P25/IN1 | P25 | IN1 | Input capture channel 1 input | | | |
| | P26/IN2 | P26 | IN2 | Input capture channel 2 input | | | |
| | P27/IN3 | P27 | IN3 | Input capture channel 3 input | | | |

■ Block Diagram of Port 2 Pins

Figure 8.5-1 Block Diagram of Port 2 Pins



■ Port 2 Registers

Port 2 registers are PDR2 and DDR2. The bits making up each register correspond to the port 2 pins on a one-to-one basis.

Table 8.5-2 Port 2 Pins and Their Corresponding Register Bits

| I/O port name | | Register bits and corresponding port pins | | | | | | | | | |
|---------------|-------------------|---|------|------|------|------|------|------|------|--|--|
| Port 2 | PDR2,DDR2 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | | |
| | Corresponding pin | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | | |

8.5.1 Port 2 Registers (PDR2 and DDR2)

This section describes the port 2 registers.

■ Functions of Port 2 Registers

O Port 2 data register (PDR2)

The PDR2 register specifies the output value of each pin of Port 2.

O Port 2 data direction register (DDR2)

The DDR2 register specifies the I/O directions of pins of Port 2. A pin serves as an output port when a bit corresponding to the pin is set to "1". A pin serves as an input port when a bit corresponding to the pin is set to "0".

Table 8.5-3 Port 2 Register Functions

| Register | Bit | During | reading | During | writing | Address | Initial value | |
|--------------------------------------|------------------------------|---|---|---|---------------------------------------|---------------------|-----------------------|--|
| Register | value | Input port | Output port | Input port | Output port | Audress | milai vaido | |
| Port 2 data register (PDR2) | The pin is at the "L" level. | | The corresponding bit of PDR2 register is set to "0". | "0" is written to the corresponding bit of PDR2 register. | is output from the pin. | | XXXXXXXX _B | |
| | 1 | The pin is at the "H" level. | The corresponding bit of PDR2 register is set to "1". | "1" is written to the corresponding bit of PDR2 register. | The "H" level is output from the pin. | 000002 _H | ^^^^A | |
| Port 2 data | 0 | The corresponding bit of DDR2 register is set to "0". | | The pin serves as an input port. | | 000040 | | |
| direction register (DDR2)) | 1 | The corresponding bit of DDR2 register is set to "1". | | The pin serves port. | as an output | 000012 _H | 00000000 _B | |

X: Undefined

8.5.2 Operation of Port 2

This section describes the operation of port 2.

■ Operation of Port 2

O Setting Port 2 as an output port in the Port 2 direction register (DDR2)

- The value stored in the Port 2 data register (PDR2) is output to the Port 2 pin.
- If the PDR2 register is read, the value stored in PDR2 register is output.

O Setting Port 2 as an input port in the Port 2 direction register (DDR2)

- The Port 2 pin has high impedance.
- If the Port 2 data register (PDR2) is set to a value, the value stored in the PDR2 register is retained but not output to the pin.
- If the PDR2 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR2 register, no bit specified for output in the DDR2 register is affected. For a bit specified for input in the DDR2 register, however, the pin input level is written to the PDR2 register. Therefore, to change a bit specified for input to output, first set an output value to the PDR2 register and then specify the DDR2 register as an output port.

Port operation after a reset

- When the CPU is reset, the DDR2 register is initialized to "00_H" and the Port 2 pin has high impedance.
- The PDR2 register is not initialized when the CPU is reset. To use the PDR2 as an output port, first write an output value to the PDR2 register and then specify the DDR2 register as an output port.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 2 direction register (DDR2). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Table 8.5-4 States of Port 2 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time-base timer mode (SPL = 1) | |
|------------|--|---|---|---|--|
| P20 to P27 | I/O port | I/O port | | | |
| TINO, TIN1 | External clock input for reload timers 0, 1 | External clock input for reload timers 0, 1 | Input shut off/ | Input shut down/ | |
| TO0, TO1 | D, TO1 Event output for reload timers 0, 1 Event output for reload timers 0, 1 | | output held | output in Hi-z | |
| IN0 to IN3 | Trigger input for input captures 0 to 3 | Trigger input for input captures 0 to 3 | | | |

SPL: Pin state specification bit of low-power consumption mode control register (LPMCR)

Hi-z: High impedance

Note: These pins serve as TIN0, TIN1, T00, T01, and IN0 to IN3 if they are used as resource functions.

8.6 Port 3

Port 3 is an I/O port that can also be used for resource input and output. Each of the port pins can be switched between a resource and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 3, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 3 Configuration

Port 3 consists of the following:

- I/O pins/resource I/O pins (P30/RTO0 to P37/SOT0)
- Port 3 data register (PDR3)
- Port 3 data direction register (DDR3)

■ Port 3 Pins

The port 3 I/O pins are also used as resource I/O pins. Therefore, the pins cannot be used as I/O port pins when they are used as resource I/O pins.

Table 8.6-1 Port 3 Pins

| I/O port | Pin | I/O port | | Resource function | I/O form | | |
|-------------------|---------------------|------------------------------------|------------------------------|------------------------------------|--------------|--------|--|
| name | FIII | function | | Resource function | Input | Output | |
| | P30/RTO0 | P30 | RTO0 | External interrupt request input 0 | | | |
| | P31/RTO1 P31 RTO1 E | External interrupt request input 1 | | | | | |
| P32/RTO2 P32 RTO2 | RTO2 | External interrupt request input 2 | al interrupt request input 2 | | | | |
| Port 3 | P33/RTO3 | P33 | RTO3 | External interrupt request input 3 | CMOS | CMOS | |
| Forts | P34/RTO4 | P34 | RTO4 | External interrupt request input 4 | (hysteresis) | | |
| | P35/RTO5 | P35 | RTO5 | External interrupt request input 5 | | | |
| | P36/SIN0 | P36 | SIN0 | UART0 serial data input | | | |
| | P37/SOT0 | P37 | SOT0 | UART0 serial data output | | | |

■ Block Diagram of Port 3 Pins

Resource input

PDR3 read

PDR3 write

Resource output control signal

Resource output -

Figure 8.6-1 Block Diagram of Port 3 Pins

■ Port 3 Registers

Port 3 registers are PDR3 and DDR3. The bits making up each register correspond to the port 3 pins on a one-to-one basis.

Table 8.6-2 Port 3 Pins and Their Corresponding Register Bits

| I/O port name | Register bits and corresponding port pins | | | | | | | | | |
|---------------|---|-------|-------|-------|-------|-------|-------|------|------|--|
| Port 3 | PDR3, DDR3 | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 | |
| | Corresponding pin | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | |

8.6.1 Port 3 Registers (PDR3 and DDR3)

This section describes the port 3 registers.

■ Functions of Port 3 Registers

O Port 3 data register (PDR3)

The PDR3 register specifies the output value of each pin of Port 3.

O Port 3 data direction register (DDR3)

The DDR3 register specifies the direction of a data flow (input or output) at each pin (bit) of port 3. When a DDR3 register bit is 1, the corresponding port (pin) is set as an output port. When the bit is 0, the port (pin) is set as an input port.

Table 8.6-3 Port 3 Register Functions

| Register | Bit | During reading | | During | writing | Address | Initial value | |
|--|--|---|---|---|---------------------------------------|----------------------|-----------------------|--|
| Register | value | Input port | Output port | Input port Output port | | Audress | miliai vaido | |
| Port 3 data register (PDR3) | The pin is at the "L" level. The pin is at the "L" level. The pin is at the "H" level. | | The corresponding bit of PDR3 register is set to "0". | "0" is written to the corresponding bit of PDR3 register. | The "L" level is output from the pin. | utput from pin. | | |
| | | | The corresponding bit of PDR3 register is set to "1". | "1" is written to the corresponding bit of PDR3 register. | The "H" level is output from the pin. | 1000003 _H | XXXXXXX _B | |
| Port 3 data direction register (DDR3) | 0 | The corresponding bit of DDR3 register is set to "0". | | The pin serves as an input port. | | 000013 _H | 0000000 | |
| | 1 | The correspond DDR3 register | • | The pin serves port. | as an output | 1000013 _H | 00000000 _B | |

X: Undefined

8.6.2 Operation of Port 3

This section describes the operation of port 3.

■ Operation of Port 3

O Setting Port 3 as an output port in the Port 3 direction register (DDR3)

- The value stored in the Port 3 data register (PDR3) is output to the Port 3 pin.
- If the PDR3 register is read, the value stored in PDR3 register is output.

O Setting Port 3 as an input port in the Port 3 direction register (DDR3)

- The Port 3 pin has high impedance.
- If the Port 3 data register (PDR3) is set to a value, the value stored in the PDR3 register is retained but not output to the pin.
- If the PDR3 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR3 register, no bit specified for output in the DDR3 register is affected. For a bit specified for input in the DDR3 register, however, the pin input level is written to the PDR3 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR3 register and then specify the DDR3 register as an output port.

O Port operation after a reset

- When the CPU is reset, the DDR3 register is initialized to "00_H" and the Port 3 pin has high impedance.
- The PDR3 register is not initialized when the CPU is reset. To use the PDR3 as an output port, first write an output value to the PDR3 register and then specify the DDR3 register as an output port.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 3 direction register (DDR3). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Table 8.6-4 States of Port 3 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time-base timer mode (SPL = 1) | | |
|--------------|--|--|---|---|--|--|
| P30 to P37 | I/O port | I/O port | | | | |
| RT00 to RT05 | Event output 0 to 5 and waveform generation block output 0 to 5 for output compare | Event output 0 to 5 and waveform generation block output 0 to 5 for output compare | Input shut off/ output held | Input shut down/ output in Hi-z | | |
| SIN0 | UART0 serial data input | UART0 serial data input | | | | |
| SOT0 | UART0 serial data output | UART0 serial data output | | | | |

SPL: Pin state specification bit of low-power consumption mode control register (LPMCR:SPL)

Hi-z: High impedance

Note: These pins serve as RT00 to RT05, SIN0, and S0T0 if they are used as resource functions.

8.7 Port 4

Port 4 is an I/O port that can also be used for resource input and output. Each of the port pins can be switched between a resource and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 4, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 4 Configuration

Port 4 consists of the following:

- I/O pins/resource I/O pins (P40/SCK0 to P46/PPG5)
- Port 4 data register (PDR4)
- Port 4 data direction register (DDR4)

■ Port 4 Pins


The port 4 I/O pins are also used as resource I/O pins. The pins cannot be used as I/O port pins when they are used as resource I/O pins.

Table 8.7-1 Port 4 Pins

| I/O port | Pin | I/O port | | Resource function | I/O for | ·m | | |
|----------|--------------|----------|------|------------------------|----------------------|--------|--|--|
| name | FIII | function | " | resource function | Input | Output | | |
| | P40/SCK0 | P40 | SCK0 | UART0 serial clock I/O | | | | |
| | P41/PPG0 | P41 | PPG0 | PPG0 output | | | | |
| | P42/PPG1 P42 | | PPG1 | PPG1 output | | | | |
| Port 4 | P43/PPG2 | P43 | PPG2 | PPG2 output | CMOS (hysteresis) | CMOS | | |
| | P44/PPG3 | P44 | PPG3 | PPG3 output | | | | |
| | P45/PPG4 | P45 | PPG4 | PPG4 output | | | | |
| | P46/PPG5 | P46 | PPG5 | PPG5 output | | | | |

■ Block Diagram of Port 4 Pins

Figure 8.7-1 Block Diagram of Port 4 Pins



Note:

When the resource output enable bit is set, the port is forcibly caused to function as resource output pins regardless of the value in the DDR4 register.

■ Port 4 Registers

Port 4 registers are PDR4 and DDR4. The bits making up each register correspond to the port 4 pins on a one-to-one basis.

Table 8.7-2 Port 4 Pins and Their Corresponding Register Bits

| I/O port name | Register bits and corresponding port pins | | | | | | | | | |
|---------------|---|------|------|------|------|------|------|------|------|--|
| Port 4 | PDR4,DDR4 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | |
| | Corresponding pin | - | P46 | P45 | P44 | P43 | P42 | P41 | P40 | |

8.7.1 Port 4 Registers (PDR4 and DDR4)

This section describes the port 4 registers.

■ Functions of Port 4 Registers

O Port 4 data register (PDR4)

The PDR4 register specifies the output value of each pin of Port 4.

O Port 4 data direction register (DDR4)

The DDR4 register specifies the I/O directions of pins of Port 4. A pin serves as an output port when a bit corresponding to the pin is set to "1". A pin serves as an input port when a bit corresponding to the pin is set to "0".

Reference:

- To use a port pin as an output pin for a resource function, set the resource output enable bit corresponding to the output pin to Enabled. The pin can be used as an output pin for a resource function regardless of the setting value of the Port 4 direction register (DDR4).
- To use a port pin as an input pin for a resource function, set the DDR4 bit corresponding to the input pin "0" to set it as an input port.

Table 8.7-3 Port 4 Register Functions

| Pogistor | Bit | During | reading | During | writing | Address | Initial value | |
|-----------------------------------|-------|---|---|---|--|-----------------------|---------------------------|--|
| Register | value | Input port | Output port | Input port | Output port | Audress | ililiai valu e | |
| Port 4 data register (PDR4) | 0 | The pin is at the "L" corresponding level. ng bit of PDR4 register is set to "0". | | "0" is written to the correspondi ng bit of PDR4 register. | The "L" level is output from the pin. | 000004 _H | XXXXXXXXR | |
| | 1 | The pin is at the "H" level. | The corresponding bit of PDR4 register is set to "1". | "1" is written to the correspondi ng bit of PDR4 register. | The "H" level is output from the pin. | 1 000004 _H | ^^^^^B | |
| Port 4 data direction | 0 | The corresponding bit of DDR4 register is set to "0". | | The pin serves as an input port. | | 000014 _H | V000000 | |
| register (DDR4) | 1 | The correspond DDR4 registe | • | The pin serves as an output port. | | 000014 _H | X0000000 _B | |

X: Undefined

8.7.2 Operation of Port 4

This section describes the operation of port 4.

■ Operation of Port 4

Setting Port 4 as an output port in the Port 4 direction register (DDR4)

- The value stored in the Port 4 data register (PDR4) is output to the Port 4 pin.
- If the PDR4 register is read, the value stored in PDR4 register is output.

O Setting Port 4 as an input port in the Port 4 direction register (DDR4)

- The Port 4 pin has high impedance.
- If the Port 4 data register (PDR4) is set to a value, the value stored in the PDR4 register is retained but not output to the pin.
- If the PDR4 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR4 register, no bit specified for output in the DDR4 register is affected. For a bit specified for input in the DDR4 register, however, the pin input level is written to the PDR4 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR4 register and then specify the DDR4 register as an output port.

O Port operation for resource output

The resource output enable bit is set to enable the port to be used for resource output. The state of the resource enable bit takes precedence when specifying a switch between input and output. Even if a DDR4 register bit is 0, the corresponding port pin is used for resource output if the resource has been enabled for output. If the DDR4 bit corresponding to the pin that can also be used for resource output is set to "0", set the resource output to Enabled to read the out put value of the resource.

Port operation for resource input

To use for resource input the I/O port that can also be used for resource input, set the DDR4 bit corresponding to the pin to "0".

Port operation after a reset

- When the CPU is reset, the DDR4 register is initialized to "00_H" and the Port 4 pin has high impedance.
- The PDR4 register is not initialized when the CPU is reset. To use the PDR4 as an output port, first write an output value to the PDR4 register and then specify the DDR4 register as an output port.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 4 direction register (DDR4). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Table 8.7-4 States of Port 4 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time-base timer mode (SPL = 1) | |
|------------|------------------------|------------------------|---|---|--|
| P40 to P46 | I/O port | I/O port | | | |
| SCK0 | UART0 serial clock I/O | UART0 serial clock I/O | Input shut off/ output held | Input shut down/ output in Hi-z | |
| PPG0 to 5 | PPG output PPG output | | | , | |

SPL: Pin state specification bit of low-power consumption mode control register (LPMCR:SPL)

Hi-z: High impedance

Note: These pins serve as SCK0 and PPG0 to PPG5 if they are used as resource functions.

8.8 Port 5

Port 5 is an I/O port that can also be used for A/D converter analog input. Each of the port pins can be switched between analog input and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 5, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 5 Configuration

Port 5 consists of the following:

- Analog input pin of the I/O port pin or A/D converter (P50/AN0 to P57/AN7)
- Port 5 data register (PDR5)
- Port 5 data direction register (DDR5)
- Analog input enable register (ADER)

■ Port 5 Pins


The I/O pins of Port 5 also serve as analog input of the A/D converter. The I/O pins, when used as analog input pins of the A/D converter, cannot be used as I/O ports. Conversely, the I/O pins, when used as I/O ports, cannot be used as analog input pins of the A/D converter.

Table 8.8-1 Port 5 Pins

| I/O port | Pin | Port | Resource function | | I/O form | | |
|----------|-------------------|------------------------------|------------------------------|------------------------------|--------------|--------|--|
| name | FIII | function | | Resource function | Input | Output | |
| | P50/AN0 | P50 | AN0 | A/D converter analog input 0 | | | |
| | P51/AN1 P51 AN1 A | | A/D converter analog input 1 | | | | |
| | P52/AN2 P52 AN2 / | A/D converter analog input 2 | | | | | |
| Port 5 | P53/AN3 | P53 | AN3 | A/D converter analog input 3 | CMOS | CMOS | |
| Folt 5 | P54/AN4 | P54 | AN4 | A/D converter analog input 4 | (hysteresis) | CiviOS | |
| | P55/AN5 P55 | P55 | AN5 | A/D converter analog input 5 | | | |
| | P56/AN6 | P56 | AN6 | A/D converter analog input 6 | | | |
| | P57/AN7 | P57 | AN7 | A/D converter analog input 7 | | | |

■ Block Diagram of Port 5 Pins

Figure 8.8-1 Block Diagram of Port 5 Pins



Note:

To use a port pin as an input port, set the corresponding bit of the Port 5 direction register (DDR5) to "0" and the corresponding bit of the analog input enable register (ADER) to "0".

To use a port pin as an analog input pin, set the corresponding bit of the DDR5 register to "0" and the corresponding bit of the ADER register to "1".

■ Port 5 Registers

Port 5 registers are PDR5, DDR5, and ADER. The bits making up each register correspond to the port 5 pins on a one-to-one basis.

Table 8.8-2 Port 5 Pins and Their Corresponding Register Bits

| I/O port name | Register bits and corresponding port pins | | | | | | | | |
|---------------|---|-------|-------|-------|-------|-------|-------|------|------|
| Port 5 | PDR5,DDR5,ADER | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
| | Corresponding pin | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |

8.8.1 Port 5 Registers (PDR5, DDR5, and ADER)

This section describes the port 5 registers.

■ Functions of Port 5 Registers

O Port 5 data register (PDR5)

The PDR5 register specifies the output value of each pin of Port 5.

O Port 5 data direction register (DDR5)

The DDR5 register specifies the direction of a data flow (input or output) at each pin (bit) of port 5. When a DDR5 register bit is 1, the corresponding port (pin) is set as an output port. When the bit is 0, the port (pin) is set as an input port.

Analog input enable register (ADER)

Each bit of the ADER register can be set as an I/O port or analog input of the A/D converter. A pin serves as analog input if the bit corresponding to the port (pin) is set to "1", or an I/O port if the bit is set to "0".

Note:

If a pin is set as an I/O port, the input of a signal at an intermediate level causes an input leakage current. To use a pin for analog input, be sure to set the corresponding bit of the ADER register as analog input of the A/D converter.

Reference:

A reset initializes the DDR5 register to " 00_H " and the ADER register to " FF_H " and sets analog input of the A/D converter.

Table 8.8-3 "Port 5 Register Functions" lists the functions of the port 5 registers.

Table 8.8-3 Port 5 Register Functions

| Register | Bit value | During reading | | During writing | | Addross | Initial value |
|---|--------------|---|--|---|---------------------------------------|-----------------------|-----------------------|
| | | Input port | Output port | Input port | Output port | Address | mittai vaiue |
| Port 5 data register (PDR5) | 0 | The pin is at the "L" level. | The correspondi ng bit of PDR5 register is set to "0". | "0" is written to the correspondi ng bit of PDR5 register. | The "L" level is output from the pin. | - 000005 _H | XXXXXX _B |
| | 1 | The pin is at the "H" level. | The correspondi ng bit of PDR5 register is set to "1". | "1" is written to the correspondi ng bit of PDR5 register. | The "H" level is output from the pin. | | |
| Port 5 data direction register (DDR5) | 0 | The corresponding bit of DDR5 register is set to "0". | | The pin serves as an input port. | | 000015 _H | 00000000 _B |
| | 1 | The corresponding bit of DDR5 register is set to "1". | | The pin serves as an output port. | | | |
| Analog input enable register (ADER) | 0 | The corresponding bit of ADER register is set to "0". | | I/O port | | 000017 _H | 11111111 _B |
| | 1 | The corresponding bit of ADER register is set to "1". | | Analog input of A/D converter | | | |

X: Undefined

8.8.2 Operation of Port 5

This section describes the operation of port 5.

■ Operation of Port 5

Setting Port 5 as an output port in the Port 5 direction register (DDR5) and the analog input enable register (ADER)

- The value stored in the Port 5 data register (PDR5) is output to the Port 5 pin.
- If the PDR5 register is read, the value stored in PDR5 register is output.

O Setting Port 5 as an input port in the Port 5 direction register (DDR5) and the analog input enable register (ADER)

- The Port 5 pin has high impedance.
- If the Port 5 data register (PDR5) is set to a value, the value stored in the PDR5 register is retained but not output to the pin.
- If the PDR5 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR5 register, no bit specified for output in the DDR5 register is affected. For a bit specified for input in the DDR5 register, however, the pin input level is written to the PDR5 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR5 register and then specify the DDR5 register as an output port.

O Setting Port 5 as analog input of the A/D converter

To use a port pin as analog input of the A/D converter, set the bit of the ADER register corresponding to the analog input pin of the A/D converter to "1". If a pin is set for analog input of the A/D converter, read a corresponding bit of the PDR5 register to obtain the read value of "0".

Port operation as resource output

To use a port pin as resource output, set the bit of the ADER register corresponding to the resource output pin to "0" and the output enable bit of the resource to be used to Enabled. Even if a pin that also serves as the DDR5 resource pin is set to "0", the resource can be output as long as the resource output is enabled because resource output gets higher priority than port output. If a pin that also serves as the DDR5 resource pin is set to "0", enable the resource output to read the output value of the resource.

O Port operation as resource input

To use for resource input the I/O port pin that can also be used for resource input, set the corresponding bit of the ADER register to "0" and the corresponding bit of the DDR5 register to "0".

O Port operation after a reset

- When the CPU is reset, the DDR5 register is initialized to "00_H", the ADER register is initialized to "FF_H", and the register pin is set for analog input of the A/D converter. To use the register pin as an I/O port, set the ADER register to "00_H" to enable port I/O mode.
- The PDR5 register is not initialized when the CPU is reset. To use the PDR5 as an output
 port, first write an output value to the PDR5 register and then specify the DDR5 register as
 an output port.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 5 direction register (DDR5). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Table 8.8-4 States of Port 5 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time-base timer mode (SPL = 0) | Stop mode or time-base timer mode (SPL = 1) | |
|------------|--------------------------------------|--------------------------------------|---|---|--|
| P50 to P57 | I/O port | I/O port | Input shut off/ | IInput shut down/ | |
| AN0 to AN7 | Analog input of A/D converter 0 to 7 | Analog input of A/D converter 0 to 7 | output held | output in Hi-z | |

SPL:Pin state specification bit of low-power consumption mode control register (LPMCR:SPL)

Hi-z: High impedance

Note: These pins serve as AN0 to AN7 if they are used as resource functions.

8.9 Port 6

Port 6 is an I/O port that can also be used for resource I/O. Each of the port pins can be switched between a resource and an I/O port in accordance with the corresponding bit. This section describes the configuration of Port 6, a block diagram of pins, and registers mainly in terms of I/O ports.

■ Port 6 Configuration

Port 6 consists of the following:

- I/O pins/resource I/O pins (P60/SIN1 to P63/INT7/DTTI)
- Port 6 data register (PDR6)
- Port 6 data direction register (DDR6)

■ Port 6 Pins


The port 6 I/O pins are also used as resource I/O pins. The pins cannot be used as general-purpose I/O port pins when they are used as resource I/O pins.

Table 8.9-1 Port 6 Pins

| I/O port | Pin | Port | Resource function | | I/O for | rm |
|----------|----------|----------|------------------------|----------------------------|---------|--------|
| name | FIII | function | | | Input | Output |
| | P60/SIN1 | P60 | SIN1 | UART1 serial data input | | |
| Dort 6 | Port 6 | P61 | SOT1 | UART1 serial data output | CMOS | CMOS |
| Port 6 | | SCK1 | UART1 serial clock I/O | (hysteresis) | CMOS | |
| | P63/INT7 | P63 | INT7 | External interrupt input 7 | | |

■ Block Diagram of Port 6 Pins

Figure 8.9-1 Block Diagram of Port 6 Pins



Note:

If the resource output enable bit is set to Enabled, the register pin forcibly serves as a resource output pin regardless of the value in the Port 6 direction register (DDR6).

■ Port 6 Registers

Port 6 registers are PDR6 and DDR6. The bits making up each register correspond to the port 6 pins on a one-to-one basis.

Table 8.9-2 Port 6 Pins and Their Corresponding Register Bits

| I/O port name | Register bits and corresponding port pins | | | | | | | | |
|---------------|---|------|------|------|------|------|------|------|------|
| Port 6 | PDR6,DDR6 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| FULU | Corresponding pin | - | - | - | - | P63 | P62 | P61 | P60 |

8.9.1 Port 6 Registers (PDR6 and DDR6)

This section describes the port 6 registers.

■ Functions of Port 6 Registers

O Port 6 data register (PDR6)

The PDR6 register specifies the output value of each pin of Port 6.

O Port 6 data direction register (DDR6)

The DDR6 register specifies the direction of a data flow (input or output) at each pin (bit) of port 6. When a DDR6 register bit is 1, the corresponding port (pin) is set as an output port. When the bit is 0, the port (pin) is set as an input port.

Reference:

- To use a port pin as an output pin of the resource function, set the resource output enable bit corresponding to the output pin to Enabled. Then, the pin can be used as an output pin of the resource function regardless of the setting value in the DDR6 register.
- To use a port pin as an input pin of the resource function, set the DDR6 bit corresponding to the input pin to "0" to set it as an input port.

Table 8.9-3 Port 6 Register Functions

| Register | Bit | t During reading | | During | writing | Address | Initial value |
|---------------------------------|---|--------------------------------|--|---|---------------------------------------|---------------------|-----------------------|
| Register | value | Input port | Output port | Input port | Output port | Audiess | iiiitiai vaiue |
| Port 6 data | 0 | The pin is at the "L" level. | The correspondi ng bit of PDR6 register is set to "0". | "0" is written to the correspondi ng bit of PDR6 register. | The "L" level is output from the pin. | 000006н | XXXXXXXX |
| register (PDR6) | 1 | The pin is at the "H" level. | The correspondi ng bit of PDR6 register is set to "1". | "1" is written to the correspondi ng bit of PDR6 register. | The "H" level is output from the pin. | ООООООД | XXXXXXB |
| Port 6 data | The corresponding bit of DDR6 register is set to "0". | | The pin serves as an input port. | | 000040 | VVVV0000 | |
| direction register (DDR6) | 1 | The correspor DDR6 register | - | The pin serves as an output port. | | 000016 _H | XXXX0000 _B |

X: Undefined

8.9.2 Operation of Port 6

This section describes the operation of port 6.

■ Operation of Port 6

O Setting Port 6 as an output port in the Port 6 direction register (DDR6)

- The value stored in the Port 6 data register (PDR6) is output to the Port 6 pin.
- If the PDR6 register is read, the value stored in PDR6 register is output.

O Setting Port 6 as an input port in the Port 6 direction register (DDR6)

- The Port 6 pin has high impedance.
- If the Port 6 data register (PDR6) is set to a value, the value stored in the PDR6 register is retained but not output to the pin.
- If the PDR6 register is read, the pin input level ("0" for "L" or "1" for "H") is output.

Note:

If a read-modify-write instruction (such as the bit set instruction) is used to access the PDR6 register, no bit specified for output in the DDR6 register is affected. For a bit specified for input in the DDR6 register, however, the pin input level is written to the PDR6 register. Therefore, to change a bit specified for input to output, first write an output value to the PDR6 register and then specify the DDR6 register as an output port.

O Port operation for resource output

To use a port pin as resource output, set the output enable bit of the resource to be used to Enabled. Even if a pin that also serves as the DDR6 resource pin is set to "0", the resource can be output as long as the resource output is enabled because resource output gets higher priority than port output. If a pin that also serves as the DDR6 resource pin is set to "0", set the resource output to Enabled to read the output value of the resource

O Port operation for resource input

To use for resource input the I/O port pin that can also be used for resource input, set the corresponding bit of the DDR6 register to "0".

CHAPTER 8 I/O PORTS

O Port operation after a reset

- When the CPU is reset, the DDR6 register is initialized to "00_H" and the Port 6 pin has high impedance.
- The PDR6 register is not initialized when the CPU is reset. To use the port in output mode, therefore, output mode must be specified in the DDR6 register after output data is set in the PDR6 register.

O Port operation in stop or time-base timer mode

If the port switches to stop mode or timebase timer mode while the pin status setting bit (SPL) of the low power consumption mode control register (LPMCR) is set to "1", the pins come to have high impedance regardless of the value in the Port 6 direction register (DDR6). Note that the input buffer is forcibly shut off to prevent leakage due to an open circuit.

Table 8.9-4 States of Port 6 Pins

| Pin | Normal operation | Sleep mode | Stop mode or time- base timer mode (SPL = 0) | Stop mode or time- base timer mode (SPL = 1) | |
|------------|------------------------------|------------------------------|--|---|--|
| P60 to P63 | I/O port | I/O port | | | |
| SIN1 | UART1 serial data input | UART1 serial data input | Input shut off/output | Input shut off/output | |
| SOT1 | UART1 serial data output | UART1 serial data output | held | in Hi-z | |
| SCK1 | UART1 serial clock I/O | UART1 serial clock I/O | | | |
| INT7 | External interrupt request 7 | External interrupt request 7 | Input shut off/output held (Input enabled if external interrupt enabled) | Input shut off/output in Hi-z (Input enabled if external interrupt enabled) | |

SPL:Pin state specification bit of low-power consumption mode control register (LPMCR)

Hi-z:High impedance

Note: These pins serve as SIN1, S0T1, SCK1, and INT7 if they are used as resource functions.

8.10 Sample I/O Port Program

This section provides a sample program using I/O port pins.

■ Sample I/O Port Program

O Processing specifications

- Ports 0 and 1 are used to turn on all segments of a seven-segment (eight-segment if the decimal point is included) LED.
- Pin P00 corresponds to the anode common pin of the LED, and pins P10 to P17 correspond to the segment pins.




Figure 8.10-1 Example of Eight-segment LED Connection

O Coding example

```
PDR0 EQU
           000000Н
PDR1 EQU
          000001H
DDR0 EQU
          000010H
DDR1 EQU
          000011H
;-----Main program-------
CODE
           CSEG
START:
                           ;Initialization
          I:PDR0, #00000000B ; Puts P00 at a low level (#xxxxxxx0B).
     MOV
     VOM
          I:DDR0,#11111111B ; Puts all port 0 bits in output mode.
     VOM
           I:PDR1,#11111111B ;Sets all port 1 bits to 1.
     MOV
           I:DDR1,#1111111B ; Puts all port 1 bits in output mode.
CODE ENDS
     END
          START
```

CHAPTER 8 I/O PORTS

CHAPTER 9 TIMEBASE TIMER

This chapter describes the functions and operation of the timebase timer.

- 9.1 "Overview of the Timebase Timer"
- 9.2 "Configuration of the Timebase Timer"
- 9.3 "Timebase Timer Control Register (TBTC)"
- 9.4 "Timebase Timer Interrupts"
- 9.5 "Operation of the Timebase Timer"
- 9.6 "Usage Notes on the Timebase Timer"
- 9.7 "Sample Program for the Timebase"

9.1 Overview of the Timebase Timer

The timebase timer is an 18-bit free-running counter that counts up in synchronization with the main clock. The timer has two functions: An interval timer function that can select one of four intervals and a function for supplying clocks to the oscillation stabilization interval timer and the watchdog timer.

■ Interval Timer Function

The interval timer function repeatedly generates an interrupt request at a given interval.

- An interrupt request is generated when the interval timer bit for the timebase counter overflows.
- The interval timer bit (interval) can be selected from four types.

Table 9.1-1 Intervals for the Timebase Timer

| Main clock cycle | Interval cycle |
|------------------|--|
| 2/HCLK (0.5 μs) | 2 ¹² /HCLK (Approx. 1.0 ms) |
| | 2 ¹⁴ HCLK (Approx. 4.1 ms) |
| | 2 ¹⁶ /HCLK (Approx. 16.4 ms) |
| | 2 ¹⁹ /HCLK (Approx. 131.1 ms) |

HCLK: Oscillation clock frequency

Values in parentheses are for a 4 MHz oscillation clock.

■ Clock Supply Function

The clock supply function supplies clocks to the oscillation settling time timer and to some peripheral functions.

Table 9.1-2 Clock Cycle Time Supplied from the Timebase Timer

| Clock destination | Clock cycle time | Remarks |
|--------------------------|--|--|
| Oscillation setting time | 2 ¹³ /HCLK (Approx. 2.0 ms) | Oscillation settling time for ceramic vibrator |
| | 2 ¹⁵ /HCLK (Approx. 8.2 ms) | Oscillation settling time for crystal vibrator |
| | 2 ¹⁷ /HCLK (Approx. 32.8 ms) | |
| Watchdog timer | 2 ¹² /HCLK (Approx. 1.0 ms) | Count-up clock for watchdog timer |
| | 2 ¹⁴ /HCLK (Approx. 4.1 ms) | |
| | 2 ¹⁶ /HCLK (Approx. 16.4 ms) | |
| | 2 ¹⁹ /HCLK (Approx. 131.1 ms) | |

HCLK: Oscillation clock frequency

Values in parentheses occurs during operation of the 4 MHz oscillation clock.

Reference:

The oscillation settling time is the yardstick because the oscillation cycle time is unstable as soon as oscillation starts.


9.2 Configuration of the Timebase Timer

The timebase timer consists of the following four blocks:

- Timebase timer counter
- Counter clear circuit
- Interval timer selector
- Timebase timer control register (TBTC)

■ Block Diagram of the Timebase Timer

Figure 9.2-1 Block Diagram of the Timebase Timer



O Timebase timer counter

An 18-bit up counter that uses the main clock as the count clock

O Counter clear circuit

Clears the timebase timer counter by setting the timebase timer initialization bit (TBR) of the timebase timer control register (TBTC) to "0", performing a power-on reset, sending the CPU into stop mode (LPMCR: STP = "1"), and changing the machine clock from the main clock to the PLL clock (CKSCR: MCS = "1" -> "0").

O Interval timer selector

Selects one of four outputs of the timebase timer counter. An overflow of the selected bit becomes an interrupt cause.

○ Timebase timer control register (TBTC)

Selects the interval, clears the timebase timer counter, controls an interrupt request, and checks the status.

9.3 Timebase Timer Control Register (TBTC)

The timebase timer control register (TBTC) selects the interval, clears the timebase timer counter, controls an interrupt request, and checks the status.

■ Timebase Timer Control Register (TBTC)

Figure 9.3-1 Timebase Timer Control Register (TBTC)




Table 9.3-1 Function Description of Each Bit in the Timebase Timer Control Register (TBTC)

| | Bit name | Function |
|----------------|--|---|
| bit15 | RESV: Reserved bit | Be sure to write 1 to this bit. |
| bit14 bit13 | Not used | When read, the value is undefined.Writing has no effect on operation. |
| bit12 | TBIE: Interrupt request enable bit | This bit enables interrupt requests. When this bit and the interrupt request flag bit (TBOF) are 1, an interrupt request is output. |
| bit11 | TBOF: Interrupt request flag bit | TBOF is a flag bit for an interrupt request. This bit is set to "1" when the interval timer bit selected for the timebase timer counter overflows. When the interrupt request enable bit (TBIE) is set to "1", an interrupt request is output. Set this bit to "0" to clear an interrupt request. When this bit is set to "1", there is no effect on operation. Note:Note: To set this bit to "0", set the interrupt request enable bit (TBIE) or the interrupt level mask register (ILM) of the processor status (PS) to Disabled. This bit is cleared to "0" when a transition to stop mode occurs, the timebase timer is cleared due to the timebase timer initialization bit (TBR), or a reset occurs. |
| bit10 | TBR: Timebase timer initialization bit | Used to clear the timebase timer counter. When 0 is written to this bit, the counter is cleared and the TBOF bit is cleared. If 1 is written, the bit does not change and there is no effect. [Reference] The read value is always 1. |
| bit9 bit8 | TBC1, TBC0: Interval selection bit | Used to select an interval timer cycle. The bit for the interval timer of the timebase timer counter is specified. Four types of interval can be selected. |

9.4 Timebase Timer Interrupts

The timebase timer can output an interrupt request when the bit specifying the interval timer overflows (Interval timer function).

■ Timebase Timer Interrupts

The interrupt request flag bit (TBOF) of the timebase timer control register (TBTC) is set to "1" when the timebase timer counter counts up on the main clock and the specified interval timer overflows. If the TBOF bit is set to "1" while the interrupt request enable bit is set to Enabled (TBTC: TBIE = "1"), an interrupt request (interrupt number #36) is output and the interrupt processing routine is executed. In the interrupt processing routine, set the TBOF bit to "0" to clear the interrupt request. When the specified interval timer bit overflows, the TBOF bit is set to "1" regardless of the value in the TBIE bit.

Note:

Clear the TBOF bit of the TBTC register to "0" while the TBIE bit or the ILM register of the processor status (PS) is set to Disabled.

Reference:

• The timebase timer cannot use the extended intelligent I/O service (EI²OS).

■ Timebase Timer Interrupts and El²OS

Table 9.4-1 Timebase Interrupts and El²OS

| Interrupt number | Interrupt level | setting register | Vect | El ² OS | | |
|------------------------|-----------------|---------------------|---------------------|---------------------|---------------------|-------|
| interrupt number | Register name | Address | Lower | Upper | Bank | EI-03 |
| #36 (24 _H) | ICR12 | 0000BC _H | FFFF6C _H | FFFF6D _H | FFFF6E _H | х |

x: Not available

Note:

ICR12 is used both for timebase timer interrupts and input capture channel 2 and channel 3 interrupts. Both of these interrupts can be used but have the same interrupt level.

9.5 Operation of the Timebase Timer

This section describes the operation of the interval timer function, the oscillation stabilization interval timer function, and the clock supply function.

■ Operation of the Interval Timer Function (Timebase Timer)

The interval timer function generates an interrupt request for each interval

The stabilization in Figure 9.5-1 "Stabilization of the Timebase Timer" is required to all the timer to operate as an interval timer.

Address bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0000А9н TBIE TBOF RESV TBR TBC1 TBC0 (0) 0 0 0 0 ①: Used 0 : Set 0. 1 : Set 0. : Undefined bit

Figure 9.5-1 Setting of the Timebase Timer

- The timebase timer continues counting up as long as the clock oscillates.
- The interval may become longer than the time set because of timebase timer clearing.

■ Oscillation Stabilization Wait Interval Timer Function

The timebase timer is also used as the oscillation time timer for oscillation and the PLL clocks.

Table 9.5-1 Timebase Timer Counter Clearing and Oscillation Stabilization Wait Intervals

| Operation | Counter clear | TBOF clear | Oscillation Stabilization Wait Interval |
|---|---------------|------------|--|
| TBTC: Writing of 0 to TBR | 0 | 0 | - |
| Power-on reset | 0 | 0 | Oscillation clock oscillation stabilization wait |
| Watchdog reset | 0 | 0 | Interval |
| Releasing of stop mode | 0 | 0 | Oscillation clock oscillation stabilization wait Interval (at return to main clock mode) |
| Transition from oscillation clock mode to PLL clock mode (MCS = 1 to 0) | 0 | 0 | PLL clock oscillation stabilization wait Interval |
| Releasing of timebase timer mode | Х | Х | PLL clock oscillation stabilization wait Interval (at return to PLL clock mode) |
| Releasing of sleep mode | Х | Х | - |

O: Available X: Not available

■ Clock Supply Function

The timebase timer supplies clocks to the watchdog timer. Clearing of the timebase counter affects operation of the watchdog timer. For more information, see Section 9.6 "Usage Notes on the Timebase Timer".

■ Timebase Timer Operation Statuses

Figure 9.5-2 "Timebase Timer Operations" shows the following operation statuses.

- When a power-on reset occurs
- When the CPU enters sleep mode while the interval timer function is operating
- When the CPU enters stop mode
- When the timebase timer counter clear request is issued

When the CPU enters stop mode, the timebase timer counter is cleared and the timebase timer counter stops. To release stop mode, use the timebase timer counter to count the oscillation stabilization interval.




Figure 9.5-2 Timebase Timer Operations

9.6 Usage Notes on the Timebase Timer

This section provides notes on how clearing of an interrupt request or clearing of the timebase timer counter affects the functions.

■ Timebase Timer Usage Notes

Clearing interrupt requests

Clear the interrupt request flag bit (TBOF) of the timebase timer control register (TBTC) to "0" while the interrupt request enable bit (TBIE) or the interrupt level mask register (ILM) of the processor status (PS) is set to disabled.

O Functions affected by clearing of the timebase timer counter

- Interval timer function (interval interrupt)
- When the watchdog timer is being used

O Use of the timebase timer as the oscillation settling time timer

In stop mode in which the operating clock stops, the timebase timer counter is cleared and stopped. When the timebase timer counter is cleared, the clock supplied from it starts to be supplied again from the initial state. As a result, the H level may be shortened or the L level may be prolonged by half a cycle at the maximum. Although the clock for the watchdog timer also starts to be supplied again from the initial state, the watchdog timer operates in normal cycles because the watchdog timer counter is cleared at the same time.

Notes on peripheral functions to which clocks are supplied from the timebase timer

At power-on or in stop mode, the source oscillation is stopped. Thus, the timebase timer counter places the oscillation stabilization interval for the operating clock using the clock supplied from the oscillator. Depending on the oscillator type, an appropriate oscillation stabilization interval must be specified.

For more information, see Section 4.5 "Oscillation Stabilization Wait Interval".

9.7 Sample Program for the Timebase Timer Program

This section contains a sample program for the timebase timer.

■ Sample Program for the Timebase Timer

Processing

An interval interrupt of 2¹²/HCLK (HCLK: oscillation clock) is repeatedly generated. The interval becomes approx. 1.0 ms (during 4 MHz operation).

Coding example

```
ICR12 EQU 0000BCH
                        ;Timebase timer interrupt control
                        register
TBTC EQU 0000A9H
                        ;Timebase timer control register
TBOF EOU TBTC:3
                        ;Interrupt request flag bit
;-----Main program-------
CODECSEG
START:
                        ;Assumes that stack pointer (SP) has
 ;
                        already been initialized.
     AND CCR, #0BFH ;Disables interrupts.
MOV I:ICR12, #00H ;Interrupt level 0 (h
                        ;Interrupt level 0 (highest)
     MOV I:TBTC, #10010000B; Fixes upper 3 bits.
                        ; Enables interrupts and clears
                         TBOF to "0".
                        ;Clears counter.
                        ;Selects interval 212/HCLK
     MOV ILM,#07H
                        ;Sets PS ILM to level 7.
     OR CCR, #40H
                        ; Enables interrupts.
LOOP: MOV A,#00H
                        ;Endless loop
     MOV A, #01H
     BRA LOOP
;----Interrupt program------
WARI:
     CLRB I:TBOF
                   Clears interrupt request flag to "0"
    User handling
 ;
    RETI
                        ;Returns from interrupt.
CODE ENDS
;-----Vector setting------
VECT CSEG ABS=0FFH
     ORG OFF6CH
                        ;Sets vector for interrupt #36 (24H).
     DSL WARI
     ORG OFFDCH
                        ;Sets reset vector.
     DSL START
     DB 00H
                       ;Sets single-chip mode.
VECT ENDS
     END START
```

CHAPTER 9 TIMEBASE TIMER

CHAPTER 10 WATCHDOG TIMER

This chapter describes the functions and operation of the watchdog timer.

- 10.1 "Overview of the Watchdog Timer"
- 10.2 "Configuration of the Watchdog Timer"
- 10.3 "Wathdog Timer Control Register (WDTC)"
- 10.4 "Operation of the Watchdog Timer"
- 10.5 "Usage Notes on the Watchdog Timer"
- 10.6 "Sample Program for the Watchdog Timer"

10.1 Overview of the Watchdog Timer

The watchdog timer is a 2-bit counter that uses the output of the timebase timer counter as the count clock. After the watchdog timer is activated, the CPU is reset within a specified interval unless the watchdog timer is cleared.

■ Watchdog Timer Function

The watchdog timer is provided to handle program runaways. The watchdog timer, once activated, must continue to be cleared within every specified interval. If the program results in an endless loop and the watchdog timer is not cleared within the minimum time shown in Table 10.1-1 "Intervals for the Watchdog Timer" a watchdog reset is issued to the CPU, sending it into the reset status. Specify the watchdog timer interval in the interval setting bits (WT1, WT0) of the watchdog timer control register (WDTC).

Table 10.1-1 Intervals for the Watchdog Timer

| WT1 WT0 | Interval | | | | | |
|---------|--------------|-------------------|-------------------------------|--|--|--|
| | Minimum (*1) | Maximum (*1) | Oscillation clock cycle count | | | |
| 0 | 0 | Approx. 3.58 ms | Approx. 4.61 ms | 2 ¹⁴ ±2 ¹¹ cycle | | |
| 0 | 1 | Approx. 14.33 ms | Approx. 18.3 ms | 2 ¹⁶ ±2 ¹³ cycle | | |
| 1 | 0 | Approx. 57.23 ms | Approx. 73.73 ms | 2 ¹⁸ ±2 ¹⁵ cycle | | |
| 1 | 1 | Approx. 458.75 ms | Approx. 589.82 ms | 2 ²¹ ±2 ¹⁸ cycle | | |

^{*1} Value during operation of the 4 MHz oscillation clock

For more information on a watchdog timer interval, see Section 10.4 "Operation of the Watchdog Timer".

Note:

The watchdog counter consists of a 2-bit counter that uses the carry signals of the timebase timer as count clocks. Therefore, if the timebase timer is cleared, the watchdog reset generation time may become longer than the time set.

Reference:

The watchdog timer, after being activated, can be stopped using a power-on reset or a reset from the watchdog timer. The watchdog timer can be cleared with an external reset, an internal reset, writing to the watchdog control bit (WTE) of the watchdog timer control register (WDTC), or transition to sleep or stop mode. However, the watchdog function is enabled and not stopped.


10.2 Configuration of the Watchdog Timer

The watchdog timer consists of the following five blocks:

- Count clock selector
- Watchdog timer (2-bit counter)
- Watchdog reset generator
- Counter clear control circuit
- Watchdog timer control register (WDTC)

■ Block Diagram of the Watchdog Timer

Figure 10.2-1 Block Diagram of the Watchdog Timer



O Count clock selector

Used to select one of the four timebase timer output clocks as the count clock of the watchdog timer. Setting the count clock of the watchdog timer determines a watchdog reset interval.

O Watchdog counter (2-bit counter)

The watchdog timer is a 2-bit timer that counts the clock specified by the count clock selector.

O Watchdog reset generator

Used to generate the reset signal by an overflow of the watchdog counter.

CHAPTER 10 WATCHDOG TIMER

O Counter clear circuit

Used to clear the watchdog counter and to control the operation or stopping of the counter.

○ Watchdog timer control register (WDTC)

Used to set the interval, activate and clear the watchdog timer, and hold the reset generation cause.

10.3 Watchdog Timer Control Register (WDTC)

This section describes the watchdog timer control register (WDTC).

■ Watchdog Timer Control Register (WDTC)

Figure 10.3-1 Watchdog Timer Control Register (WDTC)




Table 10.3-1 Function Description of Each Bit of the Watchdog Timer Control Register (WDTC)

| | Bit name | Function |
|------------------------------|--|--|
| bit7 bit5 bit4 bit3 | PONR, WRST, ERST, SRST: Reset cause bits | Read-only bits for indicating the reset cause. If more than one reset cause occurs, the bit for each reset cause occurring is set to 1. These bits are all cleared to 0 after the watchdog timer control register (WDTC) is read. A power-on reset sets the reset cause flag bit PONR to "1" and sets the reset cause flag bits WRST, ERST, and SRST to an undefined value. If the PONR bit is set to "1", the contents of the WRST, ERST, and SRST bits should be ignored. |
| bit6 | -: Undefined bit | The value of this bit is not defined if it is read. The set value does not affect the operation. |
| bit2 | WTE: Watchdog timer control bit | When "0" is written to this bit, the watchdog timer is activated. However, this occurs when the register is accessed for the first time after a power-on reset or a reset from the watchdog timer. When "0" is written to this bit after the watchdog timer is activated, the watchdog timer is cleared. Writing 1 does not affect operation. |
| bit1 bit0 | WT1, WT0: Interval selection bit | Used to select the watchdog timer interval. Data in these bits is valid when the watchdog timer is activated. Data can be written to this bit and the watchdog control bit (WTE) at the same time. Data written to these bits after the watchdog timer is activated is invalid. These bits are write-only. |


10.4 Operation of the Watchdog Timer

The watchdog timer generates a watchdog reset by an overflow of the watchdog counter.

■ Watchdog Timer Operation

Operation of the watchdog timer requires the setting in Figure 10.4-1 "Setting of the Watchdog Timer".

Figure 10.4-1 Setting of the Watchdog Timer



Activating the watchdog timer

- To activate the watchdog timer, set the watchdog control bit (WTE) of the watchdog timer control register (WDTC) to "0" for the first time after a reset from the watchdog timer is generated after a power-on reset. The interval can be set in the interval setting bits (WT1, WT0) of the watchdog timer control register (WDTC).
- The watchdog timer, after being activated, can be stopped using a power-on reset or a reset from the watchdog timer. The watchdog timer cannot be stopped by an external reset, a software reset, writing to the watchdog control bit (WTE) of the watchdog timer control register (WDTC), or transition to sleep or timebase timer mode.

O Clearing the watchdog timer

- To clear the watchdog timer, set the watchdog control bit (WTE) of the watchdog timer control register (WDTC) to "0".
- The watchdog timer can be cleared also by input of an external reset or an internal reset or transition to sleep mode.
- Transition to timebase timer mode clears and stops the watchdog timer.

O Intervals for the watchdog timer

Figure 10.4-2 "Clear Timing and Watchdog Timer Intervals" shows the relationship between the clear timing of the watchdog timer and intervals.

O Checking a reset cause

A reset cause can be determined by checking the PONR, WRST, ERST, and SRST bits of the watchdog timer control register (WDTC) after a reset.

Divide-by-two value c

Count enabling

WTE bit clearing

Reset signal

[WDG timer block diagram] 2-bit counter Divide-by-Clock Divide-by-Reset Reset signal selector two circuit two circuit circuit Count enabling and clearing Count enable WTE bit →output circuit [Minimum interval] When the WTE bit is cleared immediately before the count clock rises: Count start Counter clearing Count clock a Divide-by-two value b Divide-by-two value c Count enabling Reset signal d 7 x (count clock cycle/2) WTE bit clearing Watchdog reset generation [Maximum interval] When the WTE bit is cleared immediately after the count clock rises: Counter clearing Counter start Count clock a Divide-by-two value b

9 x (count clock cycle/2)

Watchdog reset generation

Figure 10.4-2 Clear Timing and Watchdog Timer Intervals

10.5 Usage Notes on the Watchdog Timer

Notes on using the watchdog timer are given below.

■ Usage Notes on the Watchdog Timer

O Stopping the watchdog timer

Once the watchdog timer is activated, it cannot stop until a power-on or watchdog reset occurs.

O Interval setting

The interval setting becomes valid when the watchdog timer is activated. The interval setting is ignored unless the watchdog timer is activated.

O Notes on program creation

If the watchdog timer is repetitiously cleared in a program, the processing time of the program including the interrupt processing must be equal to or less than the minimum interval.

O Watchdog timer operation in timebase timer mode

While the CPU is stopped, the watchdog timer is cleared and stopped. The watchdog timer is restarted when the CPU is switched from timebase timer mode to main clock mode or PLL clock mode.

10.6 Sample Program for the Watchdog Timer

This section contains a sample program for the watchdog timer.

■ Sample Program for the Watchdog Timer

Processing

- The watchdog timer is cleared every time in the main program loop.
- The main loop must make one iteration within the minimum watchdog timer interval.

O Coding example

```
EQU 000A8H ;Watchdog timer control register
WDTC
      EQU WDTC:2
                      ;Watchdog control bit
;------Main program-------
CODE CSEG
START:
                       ; Assumes that stack pointer (SP) has
                       already been
WDG_START:
       MOV WDTC, #00000011B; Activates watchdog timer.
                      ;Selects the interval 221 ±218 cycle.
;-----Main loop------
MAIN:
      CLRB I:WTE
                      ;Clears watchdog timer.
                       Clears two bits regularly.
       User processing
       :
       JMP MAIN ;Loops in less time than the
                       watchdog timer interval.
CODE
      ENDS
;-----Vector setting-----
VECT
       CSEG ABS=0FFH
       ORG OFFDCH
                      ;Sets reset vector.
       DSL
            START
                      ;Sets single-chip mode.
       DB
            00H
VECT
       ENDS
       END START
```

CHAPTER 11 16-BIT RELOAD TIMER

The chapter describes the functions and operation of the 16-bit reload timer.

- 11.1 "Overview of the 16-Bit Reload Timer"
- 11.2 "Configuration of the 16-Bit Reload Timer"
- 11.3 "16-Bit Reload Timer Pins"
- 11.4 "16-Bit Reload Timer Registers"
- 11.5 "16-Bit Reload Timer Interrupts"
- 11.6 "Operation of the 16-Bit Reload Timer"
- 11.7 "Usage Notes on the 16-Bit Reload Timer"
- 11.8 "Sample Programs for the 16-Bit Reload Timer"

11.1 Overview of the 16-Bit Reload Timer

The MB90560 and 565 series have two channels of 16-bit reload timer. The following two clock modes and the following two counter operation modes can be selected. Clock modes

- Internal clock mode: The timer counts down in synchronization with the internal clock.
- Event count mode: The timer counts down in synchronization with the external input pulse.

Counter operation modes

- Reload mode: The timer repeats counting by reloading the count setting value.
- One-shot mode: The timer stops counting when an underflow occurs.

■ 16-bit reload timer operating modes

Table 11.1-1 16-Bit Reload Timer Operating Modes

| Clock mode | Counter operation | Operation of 16-bit reload timer |
|-----------------------|-------------------|--|
| Internal clock mode | Reload mode | Software trigger operation |
| | One-shot mode | External trigger operation External gate input operation |
| Event count mode | Reload mode | Software trigger operation |
| (external clock mode) | One-shot mode | |

■ Internal Clock Mode

The 16-bit reload timer is in internal clock mode if the count clock setting bits (CSL1, CSL0) of the timer control status register (TMCSR) are set to "00_B", "01_B", or "10_B".

For internal clock mode, select one of the following three operations:

Software trigger operation

Counting starts when the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the TMCSR register is set to "1".

External trigger operation

Counting starts when a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins while the CNTE bit of the TMCSR register is set to "1".

External gate input operation

Counting continues while a valid level of gate input ("L" or "H") specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins while the CNTE bit of the TMCSR register is set to "1".

■ Event Count Mode (External Clock Mode)

The 16-bit reload timer is in event count mode (external clock) if the count clock setting bits (CSL1, SCL0) of the timer control status register (TMCSR) are set to "11_B". Counting starts when a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins while the CNTE bit is set to "1". The 16-bit reload timer can also be used as an interval timer if external clock is input periodically.

■ Counter Operation

O Reload mode

Counting starts when an underflow of the 16-bit down counter (change from " 0000_H " to "FFFF_H") loads the values of the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) into the 16-bit down counter. Since the 16-bit reload timer causes an interrupt request to occur for an underflow condition, it can be used as an interval timer. Every time an underflow occurs, a reversed toggle waveform can be output from the T0 pin.

Table 11.1-2 Intervals for the 16-Bit Reload Timer

| Count clock | Count clock period | Interval | | |
|----------------|----------------------------------|----------------------|--|--|
| Internal clock | 2 ¹ /φ (0.125 μs) | 0.125 μs to 8.192 ms | | |
| | 2 ³ /φ (0.5 μs) | 0.5 μs to 32.768 ms | | |
| | 2 ⁵ /φ (2.0 μs) | 2.0 μs to 131.1 ms | | |
| External clock | $2^3/\phi$ or more (0.5 μ s) | 0.5 μs or more | | |

φ: Mchine clock

Values in parentheses are for a 16 MHz machine clock.

Single-shot mode

An underflow of the 16-bit down counter (change from "0000_H" to "FFFF_H") stops counting.

Reference:

- 16-bit reload timer 0 can be used to create the baud rate of UART0.
- 16-bit reload timer 1 can be used to create the baud rate of UART1 and provide a start trigger of the A/D converter.

CHAPTER 11 16-BIT RELOAD TIMER

■ 16-Bit Reload Timer Interrupts and EI²OS

An underflow of the 16-bit down counter (change from " 0000_{H} " to "FFFF_H") outputs an interrupt request.

Table 11.1-3 16-Bit Reload Timer Interrupts and El²OS

| Channel | Interrupt number | Interrupt control register | | Vector table address | | | El ² OS |
|----------------------------|------------------------|----------------------------|---------------------|----------------------|---------------------|---------------------|--------------------|
| | | Register name | Address | Lower | Upper | Bank | EI-OS |
| 16-bit reload timer 0 (*1) | #30 (1E _H) | ICR09 | 0000B9 _H | FFFF84 _H | FFFF85 _H | FFFF86 _H | 0 |
| 16-bit reload timer 1 (*2) | #32 (20 _H) | ICR10 | 0000BA _H | FFFF7C _H | FFFF7D _H | FFFF7E _H | |

O: Enabled

^{*1 16-}bit reload timer 0 is assigned to the same interrupt control register (ICR09) as 8-bit timer 0, 1, and 2 counter borrow.

^{*2 16-}bit reload timer 1 is assigned to the same interrupt control register (ICR10) as 16-bit free-running timer overflow.


11.2 Configuration of the 16-Bit Reload Timer

16-bit reload timers 0 and 1 each consist of the following seven blocks:

- Count clock generation circuit
- Reload control circuit
- Output control circuit
- Operation control circuit
- 16-bit timer register (TMR0/TMR1)
- 16-bit reload register (TMRLR0/TMRLR1, TMRHR0/TMRHR1)
- Timer control status register (TMCSR0/TMCSR1: H, TMCSR0/TMCSR1: L)

■ Block Diagram of the 16-Bit Reload Timer

Figure 11.2-1 Block Diagram of the 16-Bit Reload Timer



CHAPTER 11 16-BIT RELOAD TIMER

O Count clock generation circuit

This circuit generates the count clock for the 16-bit reload timer from the machine clock or external input clock.

Reload control circuit

This circuit controls the reload operation through activation of the 16-bit down counter and an underflow (change from "0000_H" to "FFFF_H").

Output control circuit

This circuit controls the inversion of the TO pin output through an underflow of the 16-bit down counter (change from "0000_H" to "FFFF_H") and enabling and disabling of TO pin output.

Operation control circuit

This circuit controls activation and stop of the 16-bit down counter.

○ 16-bit timer register (TMR0/TMR1)

This register is a 16-bit down counter. The current counter value is read from this register during a read operation.

○ 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1)

This register stores a value to be loaded to the 16-bit down counter. The setting value of this register is loaded to the 16-bit down counter, which then starts counting down.

Timer control status register (TMCSR0/TMCSR1: H,TMCSR0/TMCSR1: L)

This register selects the operation mode of the 16-bit reload timer, the count clock, and the operating conditions, enables and disables counting, controls interrupts, and checks the statuses of interrupt requests.

11.3 16-Bit Reload Timer Pins

This section describes the pins of the 16-bit reload timer and provides a pin block diagram.

■ 16-Bit Reload Timer Pins


The pins of the 16-bit reload timer are shared with the general-purpose ports.

Table 11.3-1 16-Bit Reload Timer Pins

| Pin name | Pin function | I/O format | Pull-up option | Standby control | Settings required for pins |
|----------|--------------------------|--|----------------------|-----------------|--|
| P20/TIN0 | I/O port: timer 0 input | CMOS output/ CMOS hysteresis input | Selection allowed | Available | Setting for the input port (DDR2: bit 0 = 0) |
| P21/TO0 | I/O port: timer 0 output | | | | Setting for timer 0 output enable (TMCSR0: OUTE = 1) |
| P22/TIN1 | I/O port: timer 1 input | | | | Setting for the input port (DDR2: bit 2 = 0) |
| P23/TO1 | I/O port: timer 1 output | | | | Setting for timer 1 output enable (TMCSR1: OUTE = 1) |

■ Block Diagram of the 16-Bit Reload Timer Pins

Figure 11.3-1 Block Diagram of the 16-Bit Reload Timer Pins



11.4 16-Bit Reload Timer Registers

The 16-bit reload timer registers are as follows.

■ 16-Bit Reload Timer Registers

Figure 11.4-1 16-Bit Reload Timer Registers


| ch0:000083н, 000082н | Timer control status register channel 0 (TMCSR0) | |
|----------------------|---|--|
| ch0:000085н, 000084н | 16-bit timer register channel 0/16-bit reload register channel 0 (*1) (TMR0, TMRHR0/TMRLR | |
| ch1:000087н, 000086н | Timer control status register channel 1 (TMCSR1) | |
| ch1:000089н, 000088н | 16-bit timer register channel 1/16-bit reload register channel 1 (*1) (TMR1, TMRHR1/TMRLR1) | |

11.4.1 Timer Control Status Register, High Part (TMCSR0/TMCSR1: H)

Bits 11 to 7 of the timer control status registers (TMCSR0 and TMCSR1) are used to select the operating mode and the count clock of the 16-bit reload timer.

■ Timer Control Status Register, High Part (TMCSR0/TMCSR1: H)

Figure 11.4-2 Timer Control Status Register, High Part (TMCSR0/TMCSR1: H)



CHAPTER 11 16-BIT RELOAD TIMER

Table 11.4-1 Function Description of Each Bit of the High Part of the Timer Control Status Register (TMCSR0/TMCSR1: H)

| Bit name | | Function | | |
|----------------------------------|---|--|--|--|
| bit15 bit14 bit13 bit12 | Not used Undefined bit | When these bits are read, their values are undefined. Writing to these bits has no effect on operation. | | |
| bit11 bit10 | CSL1, CSL0: Count clock selection bits | These bits select the count clock of the 16-bit reload timer. When these bits are set to "00_B", "01_B", and "10_B", internal clock mode is selected. When these bits are set to 11_B, event count mode is set. | | |
| bit9 bit8 bit7 | MOD2, MOD1, MOD0: Operating mode selection bits | These bits select operation mode. In internal clock mode: The MOD2 bit is used to select input pin functions. When the MOD2 bit is set to "0", the input pin is used as a trigger input pin. Whenever a valid edge is input, the value in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the counter and counting starts. The MOD1 and MOD0 bits select the type of valid edge. When the MOD2 bit is set to "1", the input pin becomes a gate. Counting continues as long as a valid level specified in the MOD0 bit is input. The value specified in the MOD1 bit has no effect on operation. In event count mode: In event count mode, the input pin becomes a trigger input pin. Counting starts when a valid edge specified in the MOD1 and MOD0 bits is input. | | |

11.4.2 Timer Control Ctatus Register, Low Part (TMCSR0/TMCSR1: L)

The lower seven bits of the timer control status registers (TMCSR0 and TMCSR1) set the operating conditions for the 16-bit reload timer, enable and disable counting, control interrupts, and check the statuses of interrupt requests.

■ Timer Control Status Register, Low Part (TMCSR0/TMCSR1: L)

bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value Address bit7 ch1:000086H MODO OUTE OUTL RELD INTE UF CNTE TRG 00000000в R/W R/W R/W R/W R/W R/W R/W →TRG Software trigger bit 0 No change, no effect on other bits 1 Counting starts after data loading CNTF Count enable bit 0 Counting stopped Counting enabled (wait for the start trigger)) Underflow interrupt request flag bit UF During writing During reading No interrupt request issued 0 Clearing the interrupt request Interrupt request issued No effect on operation INTE Underflow interrupt request enable bit 0 Interrupt request output disabled 1 Interrupt request output enabled RELD 0 One-shot mode (reload disabled) 1 Reload mode (reload enabled) Pin output level selection bit OUTL In single-shot mode In reload mode (RELD="0") (RELD="1") 0 Square wave of H during counting Toggle output of L when counting is started. Square wave of L during counting Toggle output of H when counting is started. Timer output enable bit Registers and pins corresponding to each channel OUTE Pin functions TMCSR0 TMCSR1 I/O port P21 P23 0 TO0 TO1 Timer output R/W: Read/write : Initial value : See Section 11.4.1, "Timer control status register, high part (TMCSR0, TMCSR1: H)," for MOD0 (bit 7)

Figure 11.4-3 Timer Control Status Register, Low Part (TMCSR0/TMCSR1: L)

CHAPTER 11 16-BIT RELOAD TIMER

Table 11.4-2 Function Description of Each Bit of the Low Part of the Timer Control StatusRegister (TMCSR0/TMCSR1: L)


| Bit name | | Function | | |
|----------|--|---|--|--|
| bit6 | OUTE: Timer output enable bit | This bit enables or disables output to the timer output pin. When this bit is set to "0", the pin serves as an I/O port. When this bit is set to "1", the pin serves as a timer output pin. | | |
| bit5 | OUTL: Pin output level setting bit | This bit selects the output level of the timer output pin. The timer output pin outputs a toggle waveform in reload mode or a square wave indicating that counting is in progress in one-shot mode. Opposite output levels are output from the pin depending on whether this bit is set to "0" or "1". | | |
| bit4 | RELD: Reload selection bit | This bit enables reloading. When this bit is set to "1", the timer is in reload mode. When an underflow of the 16-bit down counter occurs, the value stored in the 16-bit reload register is loaded into the 16-bit down counter and counting continues. When this bit is set to "0", the timer is in one-shot mode. When an underflow of the 16-bit down counter occurs, counting stops. | | |
| bit3 | INTE: Underflow interrupt request enable bit | This bit enables interrupt requests. When this bit and the interrupt request flag (UF) bit are 1, the timer outputs an interrupt request. | | |
| bit2 | UF: Underflow interrupt request flag bit | This is a flag bit for an interrupt request. This bit is set to "1" when an underflow of the 16-bit down counter occurs. An interrupt request is output when this bit is set to "1" while the underflow interrupt request enable bit (INTE) is set to "1". Setting this bit to "0" clears an interrupt request. Setting this bit to "1" has no effect on operation. This bit is also cleared when El²OS is activated. | | |
| bit1 | CNTE: Count enable bit | This bit enables or disables counting. When this bit is set to "1", the counter is placed in trigger standby mode. Counting starts when the software trigger bit (TRG) is set to "1" or a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins. When this bit is set to "0", counting stops. | | |
| bit0 | TRG: Software trigger bit | This bit starts the interval timer function or counter function with software. When this bit is set to "1" while the count enable bit (CNTE) is set to "1", the value stored in the 16-bit reload register is loaded into the 16-bit down counter and counting starts. When this bit is set to "0", there is no effect on operation. The read value is "0". | | |

11.4.3 16-bit Timer Register (TMR0/TMR1)

The 16-bit timer register (TMR0/TMR1) is always able to read the count value from the 16-bit down counter.

■ 16-bi t Timer Register (TMR0/TMR1)

Figure 11.4-4 16-Bit Timer Register (TMR0/TMR1)



The 16-bit timer register is a 16-bit down counter.

When the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1" or a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins, the values stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) are loaded into the 16-bit down counter and counting starts. This register holds the value of the 16-bit timer register (TMR0/TMR1) while counting is stopped (TMCSR: CNTE = "0").

Note:


- Be sure to use a word transfer instruction (MOVW A, 003A_H) to read data from the 16-bit timer register (TMR0/TMR1).
- Although 16-bit timer register (TMR0/TMR1) is read-only and the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is write-only, they are placed at the same address. Thus, writing a value to the 16-bit timer register has no effect on this register because the value is written to the 16-bit reload register.

11.4.4 16-bit Reload Register (TMRLR0/TMRHR0, TMRLR1/TMRHR1)

The 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) sets a reload value in the 16-bit down counter. The value written to this register is loaded into the down counter, and the value is counted down.

■ 16-Bit Reload Register (TMRLR0/TMRHR0, TMRLR1/TMRHR1)

Figure 11.4-5 16-Bit Reload Register (TMRLR0/TMRHR0, TMRLR1/TMRHR1)



Counting must be stopped (TMCSR: CNTE = "0") regardless of the operating mode of the 16-bit reload register when a value is written to the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1). When the software trigger bit (TRG) is set to "1" or a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins, a value stored in the 16-bit reload register is loaded into the 16-bit down counter and countdown starts.

In reload mode, when an underflow of the 16-bit down counter occurs (change from " 0000_H " to "FFFF_H"), a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter and countdown continues. In one-shot mode, when an underflow of the 16-bit down counter occurs, the 16-bit down counter stops at the value "FFFF_H".

Note:

- Counting must be stopped (TMCSR: CNTE = "0") when a value is written to the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1).
- Use a word transfer instruction (MOVW 003A_H, A) to write a value to the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1).
- Although the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is write-only and the 16-bit timer register (TMR0/TMR1) is read-only, they are placed at the same address. Since different values are written to, and read from these registers, none of the INC/DEC and other instructions that result in read-modify-write (RMW) operations can be used.

11.5 16-Bit Reload Timer Interrupts

The 16-bit reload timer outputs an interrupt request when an underflow of the 16-bit down counter occurs. The 16-bit reload timer also supports the extended intelligent I/O service (EI²OS).

■ 16-Bit Reload Timer Interrupts

Table 11.5-1 Interrupt Control Bits and Interrupt Causes of the 16-Bit Reload Timer

| | 16-bit reload timer 0 | 16-bit reload timer 1 |
|--|---|---|
| Underflow interrupt request flag bit | TMCSR0: UF | TMCSR1: UF |
| Underflow interrupt request enable bit | TMCSR0: INTE | TMCSR1: INTE |
| Interrupt cause | Underflow of the 16-bit down counter (TMR0) | Underflow of the 16-bit down counter (TMR1) |

In the 16-bit reload timer, the underflow interrupt request flag bit (UF) of the timer control status register (TMCSR) is set to "1" when an underflow of the 16-bit down counter occurs (change from $"0000_H"$ to $"FFFF_H"$). If, at this time, the underflow interrupt request enable bit is set to Enabled (TMSCR: INTE = "1"), an interrupt request is output.

■ El²OS Function of the 16-Bit Reload Timer

The 16-bit reload timer allows the use of the extended intelligent I/O service (EI²OS) when an underflow of the 16-bit down counter occurs (change from "0000_H" to "FFFF_H").

11.6 Operation of the 16-Bit Reload Timer


This section describes the 16-bit reload timer settings and counter operating status.

■ 16-Bit Reload Timer Settings

Internal clock mode setting

The setting shown in Figure 11.6-1 "Internal Clock Mode Setting" is required to operate this timer as an interval timer.


Figure 11.6-1 Internal Clock Mode Setting



O Event counter mode setting

he setting shown in Figure 11.6-2 "Event Counter Mode Setting" is required to operate this timer as an event counter.

Figure 11.6-2 Event Counter Mode Setting



■ Counter Operating Status

The 16-bit down counter status is determined by the count enable bit (CNTE) values of the timer control status register (TMCSR) and the internal trigger wait signal value (WAIT). Figure 11.6-3 "Counter Status Transition" shows the relationship between the count enable bit (CNTE) values and the internal trigger wait signal (WAIT) values in the stop status (STOP status), trigger wait status (WAIT status), and running status (RUN status)




Figure 11.6-3 Counter Status Transition

11.6.1 Internal Clock Mode (Reload Mode)

The 16-bit reload timer count downs the 16-bit down counter in synchronization with the internal count clock and outputs an interrupt request when an underflow occurs (change from $"0000_H"$ to $"FFFF_H"$). It can also output a toggle waveform from the timer output pin.

■ Operation in Internal Clock Mode (Reload Mode)

While the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter, and then countdown starts in one of the following cases: the software trigger bit (TRG) is set to "1", or a valid edge (rising, falling, or both edges) of the trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins. When the CNTE bit and the software trigger bit are set to "1" simultaneously, countdown starts as soon as counting is enabled.

When an underflow of the 16-bit down counter occurs (change from " 0000_H " to "FFFF_H"), a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter and countdown continues. An interrupt request is output when an underflow of the 16-bit down counter occurs while the underflow interrupt request flag bit (UF) of the timer control status register (TMCSR) is set to "1" and the underflow interrupt request enable bit (INTE) is set to "1".

The timer can also output from the TO pin a toggle waveform, which is inverted for each underflow.

Software trigger operation

Counting starts when the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".





Figure 11.6-4 Count Operation in Reload Mode (Software Trigger Operation)

O External trigger operation

Counting starts when a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".

Figure 11.6-5 Count Operation in Reload Mode (External Trigger Operation)



Note:


Specify $2/\phi$ (ϕ : machine clock frequency) or more for the width of a trigger pulse to be input to the TIN pin.

O Gate input operation

Counting starts when the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".

Counting continues while a valid level of gate input ("L" or "H") specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pin.

Figure 11.6-6 Count Operation in Reload Mode (External Input Operation)



Note:

Specify $2/\phi$ (ϕ : machine clock frequency) or more for the width of a gate input pulse to be input to the TIN pin.

11.6.2 Internal Clock Mode (Single-shot Mode)

The 16-bit reload timer count downs the 16-bit down counter in synchronization with the internal count clock and outputs an interrupt request when an underflow occurs (change from $"0000_H"$ to $"FFFF_H"$). It can also output a square waveform from the T0 pin.

■ Internal Clock Mode (Single-Shot Mode)

When the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1" or a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins, a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter and countdown starts. When both the CNTE bit and the software trigger bit (TMCSR: TRG) are set to "1", countdown starts as soon as counting is enabled.

When an underflow of the 16-bit down counter occurs (change from " 0000_{H} " to "FFFF_H"), the 16-bit down counter stops counting at the value "FFFF_H".

An interrupt request is output when an underflow of the 16-bit down counter occurs while the underflow interrupt request flag bit (UF) of the timer control status register (TMCSR) is set to "1" and the underflow interrupt request enable bit (INTE) is set to "1".

The timer can also output from the TO pin a rectangular waveform indicating that counting is in progress.

Software trigger operation

Counting starts when the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".




Figure 11.6-7 Count Operation in Single-Shot Mode (Software Trigger Operation)

O External trigger input operation

Counting starts when a valid edge (rising, falling, or both edges) of trigger input specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pins while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".

Internal count clock

Counter

Data load signal

UF bit

CNTE bit

TIN bit

T: Machine cycle

* It takes 2T to 2.5T time from external trigger input to loading of the reload data.

Figure 11.6-8 Count Operation in Single-Shot Mode (External Trigger Input Operation)

Note:

Specify $2/\phi$ or more for the width of the trigger pulse input to the TIN pin.

O External Gate input operation

Counting starts when the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1".

Counting continues while a valid level of gate input ("L" or "H") specified in the operation mode setting bits (MOD2, MOD1, and MOD0) is input to the TIN pin.




Figure 11.6-9 Count Operation in Single-Shot Mode (External Gate Input Operation)

Note:

Specify $2/\phi$ (ϕ : machine clock frequency) or more for the width of a gate input pulse to be input to the TIN pin.

11.6.3 Event Count Mode

The 16-bit reload timer count downs the 16-bit down counter every time it detects a valid edge of pulse input to the TIN pin and outputs an interrupt request when an underflow occurs (change from $"0000_H"$ to $"FFFF_H"$). It can also output a toggle or square waveform from the T0 pin.

Event Count Mode

When the software trigger bit (TRG) is set to "1" while the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter and countdown occurs every time a valid edge (rising, falling, or both edges) of pulse input to the TIN pin (external count clock) is detected. When both the CNTE bit and the software trigger bit (TRG) are set to "1", countdown starts as soon as counting is enabled.

Operation in reload mode

When an underflow of the 16-bit down counter occurs (change from "0000_H" to "FFFF_H"), a value stored in the 16-bit reload register (TMRLR0/TMRHR0, TMRLR1/TMRHR1) is loaded into the 16-bit down counter and countdown continues.

An interrupt request is output when an underflow of the 16-bit down counter occurs (change from " 0000_H " to "FFFF_H") while the underflow interrupt request flag bit (UF) of the timer control status register (TMCSR) is set to "1" and the underflow interrupt request enable bit (INTE) is set to "1".

The timer can also output from the TO pin a toggle waveform, which is inverted for each underflow.




Figure 11.6-10 Count Operation in Reload Mode (Event Count Mode)

Note:

Specify $2^2/\phi$ or more for the H and L widths of the pulse input to the TIN pin.

O Operation in single-shot mode

When an underflow of the 16-bit down counter occurs (change from "0000_H" to "FFFF_H"), the 16-bit down counter stops counting at the value "FFFF_H".

An interrupt request is output when an underflow of the 16-bit down counter occurs (change from " 0000_H " to "FFFF_H") while the underflow interrupt request flag bit (UF) of the timer control status register (TMCSR) is set to "1" and the underflow interrupt request enable bit (INTE) is set to "1".

The timer can also output from the TO pin a rectangular waveform indicating that count

TIN pin (External count clock)

Counter

Data load signal

UF bit

TRG bit

TO pin

Wait for trigger input

Figure 11.6-11 Counter Operation in Single-Shot Mode (Event Count Mode)

Note:

* It takes 1T time from trigger input to loading of the reload data.

T: Machine cycle

Specify $2^2/\phi$ or more for the H and L widths of the pluse input to the TIN pin.

11.7 Usage Notes on the 16-Bit Reload Timer

Notes on using the 16-bit reload timer are given below.

■ Usage Notes on the 16-Bit Reload Timer

O Notes on using a program for setting

- Write a value to the 16-bit reload register (TMRLR0, TMRHR0, TMRLR1, TMRHR1) when counting stops (TMCSR: CNTE = 0). Also, a value can be read from the 16-bit timer register (TMR0/TMR1) even during counting, but always be sure to use a word transfer instruction (MOVW A, dir, etc.).
- Counting must be stopped (TMCSR: CNTE = "0") when the count clock setting bits (CSL1 and CSL0) of the timer control register (TMCSR) are changed.

O Notes about interrupts

- When the UF bit of the timer control status register (TMCSR0: L, H, TMCSR1: L, H) is set to 1 and an interrupt request is enabled (TMCSR: INTE = 1), control cannot be returned from interrupt processing. Always clear the UF bit.
- 16-bit reload timer 0 shares the interrupt control register with 8-bit timer 0, 1, and 2 counter borrow. 16-bit reload timer 1 shares the interrupt control register with 16-bit free-running timer overflow. Thus, an interrupt with a smaller vector number takes precedence when multiple interrupts of the same level are output.

11.8 Sample Programs for the 16-Bit Reload Timer

This section contains sample programs for the 16-bit reload timer in internal clock mode and event count mode.

■ Sample Program in Internal Clock Mode

Processing

- A 25-ms interval timer interrupt is generated with 16-bit reload timer 0.
- The timer is used in reload mode to repeatedly generate an interrupt.
- The 16-bit reload timer is activated using a software trigger, not an externally input trigger.
- EI²OS is not used.
- 16 MHz is used for the machine clock, and 2µs is used for the count clock.

Coding example

```
ICR09 EQU
           0000В9Н
                           ;Interrupt control register for
                            the 16-bit reload timer
TMCSR EQU 000082H
                           ;Timer control status register
     EQU 000084H
                           ;16-bit timer register
TMR
TMRLR EQU 000084H
                           ;16-bit reload register
UF EQU TMCSR: 2
                           ;Underflow interrupt request flag bit
           TMCSR:1
CNTE
     EQU
                           ;Counter operation enable bit
           TMCSR:0
                           ;Software trigger bit
TRG EQU
;-----Main program-------
CODE
          CSEG
START:
      :
                           ;Assumes that stack pointer (SP) has
                            already been initialized.
      AND CCR,#0BFH ;Interrupt disable MOV I:ICR09,#00H ;Interrupt level 0 (strongest)
      CLRB I:CNTE
                          Temporary stopping of counter
      MOVW I:TMRLR,#30D4H
                           ;Sets data for 25-ms timer.
      MOVW I:TMCSR, #0000100000011011B
                            ;Interval timer operation, 2 µs clock
                            ;Disables external trigger and
                            external output.
                            ; Selects reload mode, and enables
                            interrupts.
                            ;Clears interrupt flag, and
                            starts counter.
      MOV
           ILM,#07H
                           ;Sets ILM in PS to level 7
      OR
           CCR,#40H
                           ;Interrupt enable
LOOP: MOV
           A,#00H
                           ;Endless loop
      VOM
           A,#01H
      BRA
           LOOP
                           ;
;-----Interrupt program------
WARI:
```

CHAPTER 11 16-BIT RELOAD TIMER

```
CLRB I:UF
                          ;Clears underflow interrupt
                           request flag.
;
     User processing
      RETI
                          ;Returns from interrupt
CODE
    ENDS
;-----Vector setting------
VECT
      CSEG ABS=0FFH
      ORG 0FF88H
                          ;Sets vector for interrupt #29 (1DH).
      DSL WARI
      ORG OFFDCH
                        ;Sets reset vector
      DSL START
      DB 00H
                         ;Sets single-chip mode.
VECT
      ENDS
      END START
```

Sample Program in Event Count Mode

Processing

- When the rising edge of the pulse input to the external event input pin is counted 10,000 times with 16-bit reload timer/counter 0, an interrupt is generated.
- The timer operates in single-shot mode.
- External trigger input selects the rising edge.
- El²OS is not used.

O Coding example

```
ICR09 EQU 0000B9H
                            ; Interrupt control register for
                             the 16-bit reload timer
TMCSR EQU
          000082H
                            ;Timer control status register
TMR
     EQU 000084H
                            ;16-bit timer register
TMRLR EQU 000084H
                            ;16-bit reload register
DDR2 EQU 000012H
                            ;Port direction register
UF
     EQU TMCSR:2
                            ;Underflow interrupt request flag bit
CNTE EQU TMCSR:1
                            ;Counter operation enable bit
     EQU
           TMCSR:0
                             ;Software trigger bit
;-----Main program-------
CODE CSEG
START:
                            ; Assumes that stack pointer (SP) has
     :
                             already been initialized.
           CCR, #0BFH
     AND
                            ;Interrupt disable
     MOV I:ICR09,#00H
MOV I:DDR2,#00H
CLRB I:CNTE
                            ;Interrupt level 0 (strongest)
                           ; Sets P20/TIN0 pin to input.
                            :Temporary stopping of counter
     MOVW I:TMRLR, #2710H ;Sets reload value to 10,000.
     MOVW I:TMCSR, #000011001001011B
                             ;Counter operation, external trigger,
                              rising disables edge and external
                              output.
                             ; Selects single-shot mode and enables
```

11.8 Sample Programs for the 16-Bit Reload Timer

```
interrupts.
                         ;Clears interrupt flag, starts
                         counter.
     MOV ILM, #07H
                        ;Sets ILM in PS to level 7.
         ILM,#07H
CCR,#40H
     OR
                        ;Interrupt enable
LOOP: MOV A,#00H
                        ;Endless loop
     MOV A,#01H
                         ;
     BRA LOOP
                        ;
;-----Interrupt program------
WARI:
     CLRB I:UF
                         ;Cears underflow interrupt request
                         flag.
     :
     User processing
     :
     RETI
                        ;Returns from interrupt.
     ENDS
CODE
;-----Vector setting-----
VECT CSEG ABS=0FFH
     ORG 0FF84H
                         ;Sets vector for interrupt #30 (1EH).
     DSL WARI
                 ;Sets reset vector
     ORG OFFDCH
     DSL START
         00H
                        ;Sets single-chip mode.
     DB
     VECT ENDS
     END START
```

CHAPTER 11 16-BIT RELOAD TIMER

CHAPTER 12 MULTIFUNCTIONAL TIMERS

This chapter describes the operations of the multifunctional timers of MB90560/565 series.

- 12.1 "Overview of Multifunctional Timers"
- 12.2 "Configuration of Multifunctional Timers"
- 12.3 "Multifunctional Timer Registers"
- 12.4 "Operation of Multifunctional Timers"

12.1 Overview of Multifunctional Timers

The multifunctional timer unit enables 12 channels of independent waveform outputs based on the 16-bit free-running timer, and also enables the measurements of input pulse width and external clock periods.

Multifunctional Timer Configuration

○ 16-bit free-running timer (one channel)

The 16-bit free-running timer consists of a 16-bit up-counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The counter output values of the 16-bit free-running timer are used as the base timer of the output compare and input capture.

- The following eight counter operating clocks are available to choose from:
 - $1/\phi$, $2/\phi$, $2^2/\phi$, $2^3/\phi$, $2^4/\phi$, $2^5/\phi$, $2^6/\phi$, $2^7/\phi$
- An interrupt can be output when an overflow of the counter value of the 16-bit free-running timer occurs, or when the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer match (TCCS: ICRE="1", MODE="1") and then the counter value of the 16-bit free-running timer is cleared to "0000_H".
- The counter value of the 16-bit free-running timer can be cleared to "0000_H" when the counter value is reset, the clear bit (SCLR) of the timer control status register (TCCS) is set to "1", the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer match (TCCS: MODE="1"), or the timer data register (TCDT) is set to "0000_H".

Output compare (six channels)

The output compare unit consists of compare registers (OCCP0 to OCCP5), compare control registers (OCS0 to OCS5), and a compare output latch.

When the counter value of the 16-bit free-running timer matches that of a compare register (OCCP0 to OCCP5) value, the output level can be inverted and, at the same time, an interrupt can be output.

- Compare registers (OCCP0 to OCCP5) can be operated independently in six channels.
 Compare registers (OCCP0 to OCCP5) of each channel have a corresponding output pin and the lower compare control registers (OCS0, OCS2, OCS4) of each channel have an interrupt request flag.
- Two channels of compare registers (OCCP0 to OCCP5) can be used to invert the pin output.
- When the counter value and a compare register (OCCP0 to OCCP5) value of the 16-bit freerunning timer match (OCS0, OCS2, OCS4: IOP0="1", IOP1="1"), an interrupt can be output (OCS0, OCS2, OCS4: IOE0="1", IOE1="1").
- An initial value can be set to the pin output of each channel.

O Input capture (four channels)

The input capture unit consists of input capture data registers (IPCP0 to IPCP3) corresponding to the external input pins (IN0 to IN3) and input capture control registers (ICS01 and ICS23).

When a valid edge of the signal that is input through an external input pin is detected, the counter value of the 16-bit free-running timer can be stored in an input capture data register (IPCP0 to IPCP3) and, at the same time, an interrupt can be output.

- Each channel of the input capture unit can be operated independently.
- A valid edge (rising edge, falling edge, and both edges) of the external signal can be set.
- An interrupt can be output by detecting a valid edge of an external signal (ICS01, ICS23: ICE0="1", ICE1="1", ICE2="1", ICE3="1").

O 8/16-bit PPG timer (8-bit: six channels, 16-bit: three channels)

The 8/16-bit PPG timer consists of an 8-bit down-counter (PCNT), PPG control registers (PPGC0 to PPGC5), PPG clock control registers (PCS01, PCS23, PCS45), and PPG reload registers (PRLL0 to PRLL5, PRLH0 to PRLH5).

The 8/16-bit PPG timer works as an event timer when it is used as an 8/16-bit reload timer. It is also possible to output pulses of any frequency and duty ratio.

- 8-bit PPG mode
 - Each channel operates independently as an 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode
 - 8-bit PPG operation at any frequency is enabled by operating channel 0 (channel 2, channel 4) as an 8-bit prescaler and counting channel 1 (channel 3, channel 5) using the underflow output of channel 0 (channel 2, channel 4).
- 16-bit PPG mode
 - 16-bit PPG operation is enabled by linking channel 0 (channel 2, channel 4) and channel 1 (channel 3, channel 5).
- PPG operation
 - Pulse waveforms can be output at any frequency and duty ratio (ratio of the "H" level period to the "L" level period of pulse waveforms). The timer can also be used as a D/A converter by using an external circuit.

Waveform generator

The waveform generation block consists of an 8-bit timer, 8-bit timer control registers (DTCR0 to DTCR2), 8-bit reload registers (TMRR0 to TMRR2), and a waveform control register (SIGCR).

This circuit can generate DC chopper output and the non-overlap 3-phase waveform output used for converter control by using the real-time output (RT0 to RT5) and the 8/16-bit PPG timer.

- By using the 8-bit timer as a dead-time timer, non-overlap waveforms can be generated by adding non-overlap time delays to the pulse output of the PPG timer (dead-time timer function).
- By using the 8-bit timer as a dead-time timer, non-overlap waveforms can be generated by adding non-overlap time delays to the real-time output (RT1, RT3, RT5) of the PPG timer (dead-time timer function).
- The GATE signal can be generated and the PPG timer operation can be controlled by matching (rising edge of the real-time output (RT)) of the counter value of 16-bit free-running timer and a compare register (OCCP0 to OCCP5) value of the output compare (GATE function).

CHAPTER 12 MULTIFUNCTIONAL TIMERS

- The GATE signal can be generated and the PPG timer operation can be controlled by activating the 8-bit timer when the counter value of 16-bit free-running timer and a compare register (OCCP0 to OCCP5) value of the output compare match (rising edge of the real-time output (RT)). (GATE function)
- RT00 to RT05 pin output can be controlled by the DTTI pin input. Pin control can be
 performed from an external device even if the oscillation is stopped by making the DTTI pin
 input "clockless" (The pin level can be set for each pin by using a program). However, it is
 necessary to set beforehand the I/O ports (P30 to P35) to output and an output value to the
 port3 data register (PDR3).


12.2 Configuration of Multifunctional Timers

The multifunctional timer unit consists of the following five blocks:

- 16-bit free-running timer (one channel)
- Output compare (six channels)
- Input capture (four channels)
- 8/16-bit PPG timer (8-bit: six channels, 16-bit: three channels)
- Waveform generation block


■ Real-Time I/O Unit Block Diagram

Figure 12.2-1 Real-Time I/O Unit Block Diagram




■ 8/16-Bit PPG Timer Block Diagram

Figure 12.2-2 8/16-Bit PPG Timer Block Diagram



■ Waveform Generator Block Diagram

Figure 12.2-3 Waveform Generator Block Diagram




12.3 Multifunctional Timer Registers

This section presents the description of the multifunctional timer unit registers.


■ 16-Bit Free-Running Timer Registers

Figure 12.3-1 16-Bit Free-Running Timer Registers




■ Output Compare Registers

Figure 12.3-2 Output Compare Registers




■ Input Capture Registers

Figure 12.3-3 Input Capture Registers



■ 8/16-Bit PPG Timer Registers

Figure 12.3-4 8/16-Bit PPG Timer Registers



■ Waveform Generator Registers

Figure 12.3-5 Waveform Generation Block Registers

| Address | bit15 bit8 | bit7 bit0 |
|---|---|--|
| ch0:000051н,000050н ch1:000053н,000052н ch3:000055н,000054н | 8-bit timer control register (DTCR0, DTCR1, DTCR2) | 8-bit reload register (TMRR0, MTRR1, TMRR2) |
| 000056н | Prohibited | Waveform control register (SIGCR) |
| | | |


12.3.1 16-bit Free-Running Timer Register

The 16-bit free-running timer uses the following three types of registers:

- Timer data register (TCDT)
- Compare clear register (CPCLR)
- Timer control status register (TCCS)

■ Timer Data Register (TCDT)

Figure 12.3-6 Timer Data Register (TCDT)




This is the counter of the 16-bit free-running timer. The counter value is cleared to " 0000_H " by a reset. When setting a counter value to the timer data register (TCDT), stop the counter. (TCCS: STOP="1") For this register, set access in word units.

The counter value of the 16-bit free-running timer is cleared to "0000_H" when:

- Reset operation
- Setting "1" to the clear bit (SCLR) of the timer control status register (TCCS)
- Overflow of the counter value of the 16-bit free-running timer
- Match of the counter value and the compare clear register (CPCLR) value of the 16-bit freerunning timer (TCCS: MODE="1")
- Setting "0000_H" to the timer data register (TCDT)

■ Compare Clear Register (CPCLR)

Figure 12.3-7 Compare Clear Register (CPCLR)



This is a 16-bit register to which the value to be compared with the counter value of the 16-bit free-running timer is set. The initial value of this register is undefined. Therefore, it is necessary to set a value to the compare clear register (CPCLR) before enabling an interrupt operation or clearing the counter value to " 0000_{H} ". For this register, set access in word units.

■ Timer Control Status Register (TCCS)

Figure 12.3-8 Timer Control Status Register (Upper) (TCCS)




Table 12.3-1 Functions of Bits for Timer Control Status Register (Upper) (TCCS)

| | Bit name | Function |
|-------------------------|---|---|
| bit15 | ECKE: Count clock source setting bit | This bit is used to specify whether the machine clock or an external clock is used as the count clock of the 16-bit free-running timer. The count clock source is changed immediately after the bit is set. Therefore, change the clock source while the output compare and input capture units are stopped. Note: To set the machine clock, set the count clock setting bits (CLK2 to CLK0). To set an external clock, set the FRCK pin as an input port (DDR1: bit15="0"). |
| bit14 bit13 | -: Undefined bit | If these bits are read, the values are undefined. Values set to these bits do not affect operation. |
| bit12 bit11 bit10 | MSI2, MSI1, MSI0: Interrupt mask count setting bit | These bits set the number of times a compare clear interrupt is to be masked. The set value becomes the mask count directly. Example: If "010 _B " is set, interrupt processing is performed at the 3rd request after masking twice. If "000 _B " is set, no interrupt cause is masked. |
| bit9 | ICLR: Compare clear interrupt request flag bit | This bit is a flag that requests an interrupt. If the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer match and the counter value is then cleared (bit4: MODE="1") to "0000H", this bit is set to "1". When this bit is set to "1" while the compare clear interrupt enable bit (bit8: ICRE) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. |
| bit8 | ICRE: Compare clear interrupt request enable bit | This bit enables an interrupt request. When the compare clear interrupt request flag bit (bit9: ICLR) is set to "1" while this bit is "1", an interrupt request is output. |

■ Timer Control Status Register (Lower) (TCCS)

Figure 12.3-9 Timer Control Status Register (Lower) (TCCS)




Table 12.3-2 Functions of Bits for Timer Control Status Register (Lower) (TCCS)


| | Bit name | Function |
|----------------------|--|--|
| bit7 | IVF: Free-running timer interrupt request flag bit | This bit is a flag that requests an interrupt. When an overflow of the counter value of the 16-bit free-running timer occurs, "1" is set. When this bit is set to "1" while the free-running timer interrupt enable bit (IVFE) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. |
| bit6 | IVFE: Free-running timer interrupt request enable bit | This bit enables an interrupt request. When the free-running timer interrupt request flag bit (IVF) is set to "1" while this bit is "1", an interrupt request is output. |
| bit5 | STOP: Count stop bit | This bit is used to stop the 16-bit free-running timer from counting. If this bit is "0", the counter of the 16-bit free-running timer is started. If this bit is "1", the counter of the 16-bit free-running timer is stopped. Note: When the counter of the 16-bit free-running timer stops, the output compare operation also stops. |
| bit4 | MODE: Free-running timer initialization condition setting bit | This bit sets the initialization condition for the counter value of the 16-bit free-running timer. If "0" is set, the counter value is cleared to "0000 _H " by reset and clear bit (SCLR="1"). If "1" is set, the counter value is cleared to "0000 _H " by a match of the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer, in addition to reset and clear bit (SCLR="1"). Note: The counter value after detecting the initialization condition set to the MODE bit is cleared. |
| bit3 | SCLR: Clear bit | This bit is used to clear the counter value to " 0000_H " during operation of the counter of the 16-bit free-running timer. If this bit is "0", operation is not affected. If this bit is "1", the counter value is cleared to " 0000_H ". The read value is always "0". Note: To clear the counter value to " 0000_H " while the counter of the 16-bit free-running timer is stopped (STOP="1"), set " 0000_H " to the timer data register (TCDT). |
| bit2 bit1 bit0 | CLK2, CLK1, CLK0: Count clock setting bit | These bits are used to set the count clock of the 16-bit free-running timer. The count clock is changed immediately after these bits are set. Therefore, set these bits while the output compare and input capture units are stopped. |

12.3.2 Output Compare Registers

The output compare unit uses the following two types of registers:

- Compare registers (OCCP0 to OCCP5)
- Compare control registers (OCS0 to OCS5)
- Compare Registers (OCCP0 to OCCP5)

Figure 12.3-10 Compare Registers (OCCP0 to OCCP5)



This is a 16-bit register to which the value to be compared with the counter value of the 16-bit free-running timer is set. The initial value of this register is undefined. Therefore, it is necessary to set a value to the compare registers (OCCP0 to OCCP5) before enabling an interrupt operation or enabling the pin output of the output compare. For this register, set access in word units.

■ Compare Control Register (Upper) (OCS1, OCS3, OCS5)

Figure 12.3-11 Compare Control Register (Upper) (OCS1, OCS3, OCS5)




Table 12.3-3 "Functions of Bits for Compare Control Register (Upper) (OCS1, OCS3, and OCS5)" lists the functions of each bit of the compare control register (upper) (OCS1, OCS3, and OCS5). In Table 12.3-3 "Functions of Bits for Compare Control Register (Upper) (OCS1, OCS3, and OCS5)", the explanation refers to the compare control register (upper) (OCS1). For the compare control register (upper) (OCS3), replace ch0 with ch2 and ch1 with ch3. For the compare control register (upper) (OCS5), replace ch0 with ch4 and ch1 with ch5.

CHAPTER 12 MULTIFUNCTIONAL TIMERS

Table 12.3-3 Functions of Bits for Compare Control Register (Upper) (OCS1, OCS3, and OCS5)

| | Bit name | Function | | |
|-------------------------|--|---|--|--|
| bit15 bit14 bit13 | -: Undefined bit | When these bits are read, the values read from them are undefined. The values set here do not affect operation. | | |
| bit12 | CMOD: Pin output level inversion mode setting bit | This bit is used to set the inversion mode of the pin output level upon a match between the ch0/ch1 value of the compare register (OCCP) and the counter value of the 16-bit free-running timer. If this bit is "0", the RT0 pin corresponding to the compare register (OCCP) ch0 and compare register (OCCP) ch1 inverts the output level at the compare register (OCCP) value of each channel. If this bit is "1", the RT00 pin corresponding to the compare register (OCCP) ch0 inverts the output level at the compare register (OCCP) value of ch0, the RT01 pin corresponding to the compare register (OCCP) ch1 inverts the output level at the compare register (OCCP) value of ch0/ch1. If the compare register (OCCP) ch0 value and the compare register (OCCP) ch1 value are the same, operation will be the same as when only one compare register is used. | | |
| bit11 bit10 | OTE1 (corresponding to ch1), OTE0 (corresponding to ch0): Pin output enable bit | These bits are used to enable output compare pin output. If this bit is "0", the pin corresponding to each channel operates as an I/O port. If this bit is "1", the pin corresponding to each channel operates as an output compare output pin. Note: To use a dead-time timer in the waveform generation block, the operation mode setting bit (TMD2) of the 8-bit timer control register (DTCR) needs to be set to "1". | | |
| bit9 bit8 | OTD1 (corresponding to ch1), OTD0 (corresponding to ch0): Pin output level setting bit | These bits are used to set the pin output level of output compare. If this bit is "0", the output compare pin output is set to "0". If this bit is "1", the output compare pin output is set to "1". Before making a setting, stop the output compare operation. When these bits are read, the pin output values of output compare are read. | | |

■ Compare Control Register (Lower) (OCS0, OCS2, OCS4)

Figure 12.3-12 Compare Control Register (Lower) (OCS0, OCS2, OCS4)




Table 12.3-4 "Functions of Bits for Compare Control Register (Lower) (OCS0, OCS2, and OCS4)" lists the functions of each bit of the compare control register (lower) (OCS0, OCS2, and OCS4). In Table 12.3-4 "Functions of Bits for Compare Control Register (Lower) (OCS0, OCS2, and OCS4)", the explanation refers to the compare control register (lower) (OCS0). For the compare control register (lower) (OCS2), replace ch0 with ch2 and ch1 with ch3. For the compare control register (lower) (OCS4), replace ch0 with ch4 and ch1 with ch5.

CHAPTER 12 MULTIFUNCTIONAL TIMERS

Table 12.3-4 Functions of Bits for Compare Control Register (Lower) (OCS0, OCS2, and OCS4)

| | Bit name | Function |
|--------------|--|---|
| bit7 bit6 | IOP1 (corresponding to ch1), IOP0 (corresponding to ch0): Output compare interrupt request flag bit | This bit is a flag that requests an interrupt. If the compare register (OCCP) value and the counter value of the 16-bit free-running timer match, this bit is set to "1". When this bit is set to "1" while the output compare interrupt enable bit (IOE1, IOE0) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. |
| bit5 bit4 | IOE1 (corresponding to ch1), IOE0 (corresponding to ch0): Output compare interrupt request enable bit | This bit enables an interrupt request. When the output compare interrupt request flag bit (IOP1, IOP0) is set to "1" while this bit is "1", an interrupt request is output. |
| bit3 bit2 | -: Undefined bit | When these bits are read, the values read from them are undefined. The values set here do not affect operation. |
| bit1 bit0 | CST1 (corresponding to ch1), CST0 (corresponding to ch0): Compare enable bit | This bit enables a compare operation between the compare register (OCCP) value and the counter value of the 16-bit free-running timer. Set a value to the compare register (OCCP) before enabling a compare operation. If this bit is "1", a compare operation is performed. Note: Because the output compare is synchronized with the 16-bit free-running timer, a compare operation also is stopped when the counter of the 16-bit free-running timer is stopped (TCCS: STOP=1). |


12.3.3 Input Capture Registers

The input capture unit uses the following two types of registers:

- Input capture data registers (IPCP0 to IPCP3)
- Input capture control register (ICS01/23)

■ Input Capture Registers (IPCP0 to IPCP3)

Figure 12.3-13 Input Capture Registers (IPCP0 to IPCP3)



An input capture register retains the value of the 16-bit free-running timer when a valid edge of the input waveforms from an external input pin (IN0 to IN3) is detected. For these registers, set access in word units. No setting can be made to the registers.

■ Input Capture Control Register01 (ICS01)

Figure 12.3-14 Input Capture Control Register01 (ICS01)




Table 12.3-5 Functions of Bits for Input Capture Control Register01 (ICS01)

| | Bit name | Function |
|------------------------------|---|---|
| bit7 bit6 | ICP1 (corresponding to ch1), ICP0 (corresponding to ch0): Input capture interrupt request flag bit | This bit is a flag that requests an interrupt. If the valid edge polarity of an external input pin (IN0 to IN3) is detected, this bit is set to "1". When this bit is set to "1" while the input capture interrupt enable bit (ICE1, ICE0) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. |
| bit5 bit4 | ICE1 (corresponding to ch1), ICE0 (corresponding to ch0): Input capture interrupt request enable bit | This bit enables an interrupt request. When the input capture interrupt request flag bit (ICP1, ICP0) is set to "1" while this bit is "1", an interrupt request is output. |
| bit3 bit2 bit1 bit0 | EG11, EG10: (corresponding to ch1), EG01, EG00: (corresponding to ch0) Valid edge polarity setting bit | These bits are used to set the valid edge polarity of input waveforms and the input capture operation permission. If any of "01 $_{\rm B}$ " to "11 $_{\rm B}$ " is set, an input capture operation is enabled. The valid edge polarity of input waveforms can be selected from the rising-edge detection, falling-edge detection and detection of both edges. If "00 $_{\rm B}$ " is set, an input capture operation is disabled and edge detection is disabled. |

■ Input Capture Control Register23 (ICS23)

Figure 12.3-15 Input Capture Control Register23 (ICS23)




Table 12.3-6 Functions of Bits for Input Capture Control register23 (ICS23)

| | Bit name | Function |
|------------------------------|--|---|
| bit7 bit6 | ICP3 (corresponding to ch3), ICP2 (corresponding to ch2): Input capture interrupt request flag bit | This bit is a flag that requests an interrupt. If the valid edge polarity of an external input pin (IN0 to IN3) is detected, this bit is set to "1". When this bit is set to "1" while the input capture interrupt enable bit (ICE3, ICE2) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. |
| bit5 bit4 | ICE3 (corresponding to ch3), ICE2 (corresponding to ch2): Input capture interrupt request enable bit | This bit enables an interrupt request. When the input capture interrupt request flag bit (ICP3, ICP2) is set to "1" while this bit is "1", an interrupt request is output. |
| bit3 bit2 bit1 bit0 | EG31, EG30: (corresponding to ch3), EG21, EG20: (corresponding to ch2) Valid edge polarity setting bit | These bits are used to set the valid edge polarity of input waveforms and the input capture operation permission. If any of "01 $_{\rm B}$ " to "11 $_{\rm B}$ " is set, an input capture operation is enabled. The valid edge polarity of input waveforms can be selected from the rising-edge detection, falling-edge detection and detection of both edges. If "00 $_{\rm B}$ " is set, an input capture operation is disabled and edge detection is disabled. |

12.3.4 8/16-bit PPG Timer Registers

The 8/16-bit PPG timer uses the following three types of registers:

- PPG control registers (PPGC0 to PPGC5)
- PPG clock control registers (PCS01, PCS23, PCS45)
- PPG reload registers (PRLL0 to PRLL5, PRLH0 to PRLH5)
- PPG Control Registers (Upper) (PPGC1, PPGC3, PPGC5)

Figure 12.3-16 PPG Control Registers (Upper) (PPGC1, PPGC3, PPGC5)




Table 12.3-7 Functions of Bits for PPG Control Register (Upper) (PPGC1, PPGC3, and PPGC5)

| Bit name | | Function | | | | |
|---------------|---|---|--|--|--|--|
| bit15 | PEN1: Operation enable bit | This bit enables an operation when software activation is set. When this bit is set to "1" while the activation condition setting bit (SST1) is "0", the PPG timer starts to count. If the activation condition setting bit (SST1) is set to "1", operation is not affected. | | | | |
| bit14 | SST1: Activation condition setting bit | This bit is used to set the activation conditions for the PPG timer. When the operation enable bit (PEN1) is set to "1" while this bit is "0", the PPG timer starts to count. If "1" is set, the operation enable bit (PEN1) does not affect operation. PPG operates during the "H" period of the GATE signal input from the waveform generation block. | | | | |
| bit13 | POE1: Pin output enable bit | This bit enables pulse output of the PPG timer to the PPG pin. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. | | | | |
| bit12 | PIE:1 PPG timer interrupt request enable bit | This bit enables an interrupt request. When the PPG timer interrupt request flag bit (PUF1) is set to "1" while this bit is "1", an interrupt request is output. | | | | |
| bit11 | PIE1: PPG timer interrupt request flag bit | This bit is a flag that requests an interrupt. If an underflow of the counter value of the PPG timer occurs, this bit is set to "1". When this bit is set to "1" while the PPG timer interrupt enable bit (PIE1) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. Note: For 8-bit PPG mode and 8-bit prescaler + 8-bit PPG mode, "1" is set when an underflow ("00 _H "> "FF _H ") of the counter value occurs. For 16-bit PPG mode, "1" is set when an underflow ("0000 _H "> "FFF _H ") of the counter value occurs. | | | | |
| bit10 bit9 | MDO1, MDO0: PPG timer operation mode setting bit | These bits are used to set the operation mode of the PPG timer. Note: To set the software activation (SST1="0"), note the following points: To set "01_B", do not set "0" to the operation enable bit (PEN0) and "1" to the operation enable bit (PEN1) To set "11_B", set "1" or "0" to the operation enable bits (PEN0, PEN1) simultaneously in word transfer. To set the hardware activation (SST1="1"), note the following points: To set "01_B", set "1" to the operation enable bit (PEN0) and then "1" to the activation condition setting bit (SST1). Before setting "0" to the operation enable bit (PEN0), set "0" to the activation condition setting bit (SST1). To set "11_B", set "1" or "0" to the activation condition setting bits (SST0, SST1) simultaneously in word transfer. | | | | |
| bit8 | RESV: Reservation bit | Always specify "1". | | | | |

■ PPG Control Registers (Lower) (PPGC0, PPGC2, PPGC4)

Figure 12.3-17 PPG Control Registers (Lower) (PPGC0, PPGC2, PPGC4)




Table 12.3-8 Functions of Bits for PPG Control Register (Lower) (PPGC0, PPGC2, and PPGC4) [The PPG control registers (lower) correspond to ch0, ch2, and ch4]

| | Bit name | Function |
|------|--|---|
| bit7 | PEN0: Operation enable bit | This bit enables an operation when software activation is set. When this bit is set to "1" while the activation condition setting bit (SST0) is "0", the PPG timer starts to count. If the activation condition setting bit (SST0) is set to "1", operation is not affected. |
| bit6 | SST0: Activation condition setting bit | This bit is used to set the activation conditions for the PPG timer. When the operation enable bit (PEN0) is set to "1" while this bit is "0", the PPG timer starts to count. If "1" is set, the operation enable bit (PEN0) setting does not affect operation. PPG operates during the "H" period of the GATE signal input from the waveform generation block. |
| bit5 | POE0: Pin output enable bit | This bit enables pulse output of the PPG timer to the PPG pin. If this bit is "0", the pin corresponding to each channel operates as an I/O port. If this bit is "1", the pin corresponding to each channel operates as an output pin of PPG. |
| bit4 | PIE0: PPG timer interrupt request enable bit | This bit enables an interrupt request. When the PPG timer interrupt request flag bit (PUF0) is set to "1" while this bit is "1", an interrupt request is output. |
| bit3 | PUF0: PPG timer interrupt request flag bit | This bit is a flag that requests an interrupt. If an underflow of the counter value of the PPG timer occurs, this bit is set to "1". When this bit is set to "1" while the PPG timer interrupt enable bit (PIE0) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "1" from this bit. Note: For 8-bit PPG mode and 8-bit prescaler + 8-bit PPG mode, "1" is set when an underflow ("00 _H "> "FFF _H ") of the counter value occurs. For 16-bit PPG mode, "1" is set when an underflow ("0000 _H "> "FFFF _H ") of the counter value occurs. |
| bit2 | POS1: (corresponding to ch1, ch3, and ch5) Pulse output polarity setting bit | This bit is used to set the pulse output polarity of the PPG timer to an external pin. |
| bit1 | POS0: (corresponding to ch0, ch2, and ch4) Pulse output polarity setting bit | This bit is used to set the pulse output polarity of the PPG timer to an external pin. |
| bit0 | RESV: Reservation bit | Always specify "1". |

: Undefined bit : Initial value

: Machine clock frequency

■ PPG Clock Control Registers (PCS01, PCS23, PCS45)

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value Address ch0,ch1:00003Ен PC12|PC11|PC10|PC02|PC01|PC00 000000XXB ch2,ch3:000046н ch4,ch5:00004Ен R/W R/W R/W R/W R/W R/W PC02 PC01 PC00 Operating clock setting bit (corresponding to ch0, ch2, and ch4) 0 0 1/¢ (62.5ns for the machine clock 16 MHz) $2/\phi$ 0 1 (125 ns for the machine clock 16 MHz) $2^2/\phi$ 0 1 0 (250 ns for the machine clock 16 MHz) $2^{3}/\phi$ 0 1 (500 ns for the machine clock 16 MHz) 1 1 0 0 $24/\phi$ **(** 1 μ s for the machine clock 16 MHz) Input clock from the time-based timer 1 1 1 (128 µs: for the oscillation clock 4 MHz) PC12 PC11 PC10 Operating clock setting bit (corresponding to ch1, ch3, and ch5) 0 0 0 1/¢ (62.5ns for the machine clock 16 MHz) 0 0 1 $2/\phi$ (125 ns for the machine clock 16 MHz) **2**²/φ 0 1 0 (250 ns for the machine clock 16 MHz) 1 $2^{3}/\phi$ (500 ns for the machine clock 16 MHz) 0 1 1 0 0 $2^4/\phi$ for the machine clock 16 MHz) (1μs Input clock from the time-based timer 1 (128 μ s: for the oscillation clock 4 MHz) R/W: Read/write X : Undefined


Figure 12.3-18 PPG Clock Control Registers (PCS01, PCS23, PCS45)

Table 12.3-9 Functions of Bits for PPG Clock Control Register (PCS01, PCS23, PCS45)

| | Bit name | Function | | |
|----------------------|--|--|--|--|
| bit7 bit6 bit5 | PC12, PC11, PC10: (corresponding to ch1, ch3, and ch5) Operating clock setting bit | These bits are used to set the operating clock of the 8-bit down-counter (PCNT). Note: In 8-bit prescaler + 8-bit PPG mode and 16-bit PPG mode, the PC12/ PC11/PC10 settings do not affect operation because PPG ch1 (ch3, ch5) operates by receiving the operating clock from PPG ch0 (ch2, ch4). | | |
| bit4 bit3 bit2 | PC02, PC01, PC00: (corresponding to ch0, ch2, and ch4) Operating clock setting bit | These bits are used to set the operating clock of the 8-bit down-counter (PCNT). | | |
| bit1 bit0 | -: Undefined bit | If these bits are read, the values are undefined. Values set to these bits do not affect operation. | | |

■ PPG Reload Registers (Upper) (PRLH0 to PRLH5)


Figure 12.3-19 PPG Reload Registers (Upper) (PRLH0 to PRLH5)



These registers are used to set the upper side reload values of the 8-bit down-counter (PCNT).

■ PPG Reload Registers (Lower) (PRLL0 to PRLL5)

Figure 12.3-20 PPG Reload Registers (Lower) (PRLL0 to PRLL5)



These registers are used to set the lower side reload values of the 8-bit down-counter (PCNT).

Note:

If, in 8-bit prescaler + 8-bit PPG mode, different values are set to the PPG reload register (upper) (PRLH) and the PPG reload register (lower) (PRLL) of ch0 (ch2, ch4), PPG waveforms of ch1 (ch3, ch5) will be different in each cycle. Therefore, set the same value to the PPG reload register (upper) (PRLH) and the PPG reload register (lower) (PRLL) of ch0 (ch2, ch4).

12.3.5 Waveform Generator Registers

The waveform generator uses the following three types of registers:

- 8-bit timer control registers (DTCR0 to DTCR2)
- 8-bit reload registers (TMRR0 to TMRR2)
- Waveform control register (SIGCR)

■ 8-Bit Timer Control Registers (DTCR0 to DTCR2)

Figure 12.3-21 8-Bit Timer Control Registers (DTCR0 to DTCR2)





Table 12.3-10 Functions of Bits for 8-Bit Timer Control Registers (DTCR0 to DTCR2)

| | Bit name | Function |
|-----------------------|--|---|
| bit15 | DMOD: Waveform output polarity setting bit | This bit is used to set the waveform output polarity when the 8-bit timer is run as a dead-time timer. When the 8-bit timer is not run as a dead-time timer (TMD2="0"), the DMOD bit setting does not affect operation. |
| bit14 | GTEN: GATE signal output setting bit | This bit is used to set the GATE signal output for PPG timer operation. |
| bit13 | PGEN: Pulse output enable bit | This bit enables pulse output of the PPG timer to the RT0 pin. |
| bit12 | TMIF: 8-bit timer interrupt request flag bit | This bit is a flag that requests an interrupt. If an underflow of the counter value of the 8-bit timer occurs, this bit is set to "1". When this bit is set to "1" while the 8-bit timer interrupt enable bit (TMIE) is "1", an interrupt request is output. If this bit is "0", an interrupt request is cleared. If this bit is "1", operation is not affected. A read-modify-write instruction always reads "0" from this bit. |
| bit11 | TMIE: 8-bit timer interrupt enable bit | This bit is used to start the 8-bit timer and to enable an interrupt request. If "1" is set, the operation of the 8-bit timer is started. When the 8-bit timer interrupt request flag bit (TMIF) is set to "1", an interrupt request is output. Note: The 8-bit timer can be used as a reload timer only if "000 _B " is set to bit10 to bit8: TMD2 to TMD0. |
| bit10 bit9 bit8 | TMD2, TMD1, TMD0: Operation mode setting bit | These bits are used to set the operation mode of the waveform generation block. Note: Settings other than those described here may lead to malfunctioning. Never make any other settings. To set "111 _B ", set 8-bit PPG mode as the operation mode of the PPG timer (PPGC: MD01, MD00="00 _B "). |

CHAPTER 12 MULTIFUNCTIONAL TIMERS

■ 8-Bit Reload Registers (TMRR0 to TMRR2)

Figure 12.3-22 8-Bit Reload Registers (TMRR0 to TMRR2)



Each of these registers stores a comparison value of the 8-bit timer. The value in the register is reloaded when the 8-bit timer is started. Therefore, if the register value is rewritten during timer operation, the value is validated when the timer is next started. When the waveform generator is used in dead-time timer mode, these registers are used to set the non-overlap time (dead time).

• Use the following formula to calculate the non-overlap time:

Non-overlap time = (TMRR register set value + 1) x operating clock

"00_H" cannot be set to the TMRR register. When using the generator in timer mode, these registers are used to set the GATE time for PPG timer operation.


Use the following formula to calculate the GATE time:

GATE time = (TMRR register set value + 1) x operating clock

"00_H" cannot be set to the TMRR register.

■ Waveform Control Register (SIGCR)

Figure 12.3-23 Waveform Control Register (SIGCR)



CHAPTER 12 MULTIFUNCTIONAL TIMERS

Table 12.3-11 Functions of Bits for Waveform Control Register (SIGCR)

| | Bit name | Function |
|----------------------|---|---|
| bit7 | DTIE: Output level control enable bit | This bit enables control of the output level of the RT0 pin through DTTI pin input. |
| bit6 | DTIL: Valid input level setting bit | This bit is used to set the valid input level of the DTTI pin. |
| bit5 | NRSL: Noise cancel function setting bit | This bit is used to set the noise cancel function of the DTTI pin input. The noise cancel function operates the 2-bit internal counter depending on the valid input level. If the valid level is retained until an overflow of the counter value occurs, the DTTI pin input is accepted. The pulse width of noise that can be canceled is about 4 machine cycles. Note: If the noise cancel function is enabled, the DTTI pin input is disabled when the oscillation clock is stopped in stop mode. |
| bit4 bit3 bit2 | DCK2, DCK1, DCK0: Operating clock setting bit | These bits are used to set the operating clock of the 8-bit timer. |
| bit1 bit0 | PGS1, PGS0: PPG timer setting bit | These bits are used to set the PPG timer that is used to output PPG timer pulses to the RT0 pin. When the GATE signal output setting bit (GTEN) and pulse enable bit (PGEN) of the 8-bit timer control register (DTCR) are set to "1", the corresponding GATE signal (synchronous mode) for PPG timer operation is output. Note: Even if 16-bit PPG mode is set in the PPG timer settings, the corresponding PPG timer can output pulses and can be controlled to start/ stop it. PPG timer pulses can be output after software activation (set by the PPG control register (PPGC)) of the PPG timer without using the GATE signal for PPG timer operation (asynchronous mode). |

12.4 Operation of Multifunctional Timers

This section describes the operation of the multifunctional timer unit.

■ Operation of Multifunctional Timers

O 16-bit free-running timer

The counter value of the 16-bit free-running timer starts counting up from " $0000_{\rm H}$ " after a reset. The counter output value is used as the reference time (base timer) for output compare and input capture.

O 16-bit output compare

The output compare unit compares the compare register (OCCP) value with the counter value of the 16-bit free-running timer. If the unit detects a match, it inverts the output level and then outputs an interrupt.

○ 16-bit input capture

The input capture unit places the counter value of the 16-bit free-running timer into the input capture data register (IPCP) and then outputs an interrupt when the unit detects a valid edge of input signal from an external input pin (IN0 to IN3).

○ 8/16-bit PPG timer

The 8/16-bit PPG timer has three operation modes; 8-bit PPG mode, 8-bit prescaler + 8-bit PPG mode, and 16-bit PPG mode.

O Waveform generator

The waveform generation block can generate various timing waveforms using the real-time output (RT), 8/16-bit PPG timer, and 8-bit timer.

12.4.1 16-Bit Free-Running Timer

The counter value of the 16-bit free-running timer starts counting up from "0000_H" after a reset. The counter output value is used as the reference time (base timer) for output compare and input capture.

■ Operation of 16-Bit Free-Running Timer

The counter value of the 16-bit free-running timer is cleared to "0000_H" when:

- Reset operation
- Setting of "1" to the clear bit (SCLR) of the timer control status register (TCCS)
- Overflow of the counter value of the 16-bit free-running timer
- Match of the counter value and the compare clear register (CPCLR) value of the 16-bit freerunning timer (TCCS: MODE="1")
- Setting of "0000_H" to the timer data register (TCDT)

An interrupt is output when an overflow of the counter value of the 16-bit free-running timer occurs, or when the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer match (TCCS: ICRE="1", MODE="1") and then the counter value of the 16-bit free-running timer is cleared to "0000_H".




Figure 12.4-1 Counter Cleared by an Overflow




Figure 12.4-2 Interrupt by a Match between the Counter Value and the Compare Clear Register Value

■ Clear Timing of Counter Value of 16-Bit Free-Running Timer

The counter value of the 16-bit free-running timer can be cleared to " 0000_H " by a reset operation, setting of "1" to the clear bit (SCLR) of the timer control status register (TCCS), a match of the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer (TCCS: MODE="1"), or setting of " 0000_H " to the timer data register (TCDT).

Clearing of the counter value by a reset operation or setting of the clear bit of the timer control status register occurs asynchronously when it is cleared. However, clearing of the counter value by a match of the counter value and the compare clear register (CPCLR) value of the 16-bit free-running timer occurs in synchronization with the count timing.





Figure 12.4-3 16-Bit Free-Running Timer Clear Timing

CHAPTER 12 MULTIFUNCTIONAL TIMERS

■ Count Timing of Counter Value of 16-Bit Free-Running Timer

The counter value of the 16-bit free-running timer is counted up based on the input machine clock or an external clock. If an external clock is selected, the timer counts up at a rising edge.

Figure 12.4-4 Count Timing of 16-Bit Free-Running Timer




12.4.2 Output Compare

The output compare unit compares a compare register (OCCP0 to OCCP5) value with the counter value of the 16-bit free-running timer. If the unit detects a match, it can invert the output level and output an interrupt.

- **■** Operation of Output Compare
 - O When CMOD of the compare control register (OCS) is "0"

Figure 12.4-5 Example of Output Waveforms when Compare Register (OCCP) Channel 0 and Channel 1 Values Are Used



O When bit12: CMOD of the compare control register (OCS) is "1"




Figure 12.4-6 Example of Output Waveforms when Compare Register (OCCP) Channel 0 and Channel 1 Values Are Used

■ Output Compare Timing

When the compare register (OCCP) value matches the counter value of the 16-bit free-running timer, the output compare unit generates a compare match signal to invert the output level and output an interrupt. When a compare match occurs, the output level is inverted in synchronization with the count timing of the counter value of the 16-bit free-running timer. No compare operation with the counter value is performed when setting the compare register.




Figure 12.4-7 Compare Operation during Replacement of Compare Registers

Figure 12.4-8 Compare Interrupt Timing





Figure 12.4-9 Pin Output Transition Timing



12.4.3 Input Capture

The input capture unit places the counter value of the 16-bit free-running timer into the input capture data register (IPCP) and then outputs an interrupt when the unit detects a valid edge of input signal from an external input pin (IN0 to IN3).

Operation of Input Capture





Figure 12.4-10 Example of Input by Input Capture

■ Input Capture Input Timing

Figure 12.4-11 Input Timing for Input Signal



12.4.4 8/16-Bit PPG Timer

The 8/16-bit PPG timer has three operation modes; 8-bit PPG mode, 8-bit prescaler + 8-bit PPG mode, and 16-bit PPG mode.

This section explains channels 0 and 1 of the 8/16-bit PPG timer. For channels 2 and 3 of the 8/16-bit PPG timer, replace channel 0 with channel 2 and channel 1 with channel 3. For channels 4 and 5 of the 8/16-bit PPG timer, replace channel 0 with channel 4 and channel 1 with channel 5.

■ Operation of 8/16-Bit PPG Timer

Each channel of the 8-bit PPG unit has an 8-bit PPG reload register (upper) (PRLH) and an 8-bit PPG reload register (lower) (PRLL). Values written into these registers are alternately reloaded from the upper side/lower side reload register into the 8-bit down-counter (PCNT) and counted down in synchronization with the count clock. The polarity of the pin output (PPG0 to PPG5 pin) is inverted during reloading by a counter underflow. This operation enables the pin output (PPG pin) to become the pulses with the "H"/"L" width associated with the PPG reload register (PRLH, PRLL) value.

Since the output polarity can be set by software, pin output can easily be inverted. Operation is started by setting the PPG control register or entering "H" of the GATE signal.

- When PPGC:SST1 and SST0 are set to "0", setting PPGC1:PEN1 and PPGC0:PEN0 to "1" starts operation.
- When PPGC:SST1 and SST0 are set to "1", operation starts when the GATE signals turn to "H" and continues for the period during which the signal is at the "H" level.

Table 12.4-1 Relationship between Reload Operation and Pulse Output

| Baland energtion | Pin output transition | | | | | | | |
|------------------|------------------------|-------|--------|------|------------------------|-------|--------|------|
| Reload operation | Positive polarity mode | | | | Negative polarity mode | | | е |
| PRLH> PCNT | PPG0/1 | [0>1] | _ | Rise | PPG0/1 | [1>0] | \Box | Fall |
| PRLL> PCNT | PPG0/1 | [1>0] | \neg | Fall | PPG0/1 | [0>1] | | Rise |

When PPGC:PIE0 and PIE1 are set to "1", an interrupt request is output by an underflow (" 00_H " -> "FFF_H": 8-bit PPG mode, " 0000_H " -> "FFFF_H": 16-bit PPG mode) of the counter value of each channel.

■ Operation Mode

○ 8-bit PPG mode

In this mode, the timer operates as an 8-bit PPG. The PPG0 pin corresponds to the channel 0 PPG output, and the PPG1 pin corresponds to the channel 1 PPG output.

O 8-bit prescaler + 8-bit PPG mode

In this mode, channel 0 operates as an 8-bit prescaler, and channel 1 counts by the channel-0 underflow output so that 8-bit PPG waveforms at any period can be output. The PPG0 pin corresponds to the channel-0 prescaler output, and the PPG1 pin corresponds to the channel-1 PPG output.

O 16-bit PPG mode

In this mode, channels 0 and 1 are linked for operation as a 16-bit PPG timer. Both PPG0 and PPG1 pins correspond to the 16-bit PPG output.

■ PPG Operation

The channel-0 PPG timer starts counting when PPGC:PEN0 is set to "1" while PPGC:SST0 is "0" (software activation). When the GATE signal becomes "H" even if PPGC: SST0 is set to "1", the PPG timer starts counting (hardware activation).

The channel-1 PPG timer starts counting when PPGC:PEN1 is set to "1" while PPGC:SST1 is "0" (software activation). When the GATE signal becomes "H" even if PPGC: SST1 is set to "1", the PPG timer starts counting (hardware activation).

The channel-0 PPG timer stops counting when PPGC:PEN0 is set to "0" and the channel-1 PPG timer stops counting when PPGC:PEN1 is set to "0". Alternatively, the PPG timer stops counting when the GATE signal becomes "L". After the timer is stopped, the pulse output is held at the "L" level (This applies to the positive-polarity output. The pulse output is held at the "H" level for negative-polarity output).

In 8-bit prescaler + 8-bit PPG mode, if activated by software, make settings to not enable operation of channel 1 (PPGC: PEN0="0"), and to disable operation of channel 1 (PPGC: PEN1="1"). In 16-bit PPG mode, set "0" or "1" simultaneously to PPGC: PEN0 and PEN1.





Figure 12.4-12 PPG operating output pulse

■ Relationships between Reload Value and Pulse Width

The value obtained by multiplying the "value set to the PPG reload register (PRLH, PRLL) + 1" by the operating clock cycle becomes the pulse width to be output. When the reload register (PRLH, PRLL) value in 8-bit PPG mode is " 00_H " or the reload register (PRLH, PRLL) value in 16-bit PPG operation mode is " 0000_H ", the pulse width will be set for one cycle of the operating clock. Similarly, when the reload register (PRLH, PRLL) value in 8-bit PPG operation mode is "FF $_H$ ", the pulse width will be set for 256 cycles of the operating clock. When the reload register (PRLH, PRLL) value in 16-bit PPG operation mode is "FFFF $_H$ ", the pulse width will be set for 65,536 cycles of the operating clock.

The pulse with formula is shown below:



PH: H pulse width
PL: L pulse width
H: PRLH value
L: PRLL value
T: Input clock cycle

Note:

The above formula is applicable when the output polarity is positive. When the output polarity is negative, P_L and P_H are reversed.

■ Selection of Count Clock

The operating clock used for the 8-bit down-counter (PCNT) of the PPG timer can be selected from six operating clocks of 1/16 to 1 times the machine clock and the input clock from the time-base timer. Use bit4 to bit2 (PC02 to PC00) of the PPG clock control register (PCS) to select the operating clock for PPG channel 0 and bit7 to bit5 (PC12 to PC10) to select the operating clock for PPG channel 1.

In 8-bit prescaler + 8-bit PPG mode or 16-bit PPG mode, however, PPG channel 1 receives the operating clock from PPF channel 0, and therefore the bit7 to bit5 (PC12 to PC10) settings of the PPG clock control register (PCS) do not affect operation.

Note:

When the time-base timer input is used as the operating clock, the cycle drifts in the following counts:

- · First count activated by a trigger signal
- First count after canceling stop mode
- First count when PPG channel 1 is activated while PPG channel 0 in 8-bit prescaler + 8-bit PPG mode is operating and PPG channel 1 is stopped
- Count when the time-base timer is cleared (TBTC: TBR="1") during operation

■ Control of Pulse Pin Output

The pulse output generated by the operation of the 8/16-bit PPG timer can be output to external pins (PPG pins). Output to the external pins is enabled by setting the PPG control register (PPGC). When PPGC0: POE0 is set to "1", the PPG channel-0 pulse output is enabled to the PPG0 pin. When PPGC1: POE1 is set to "1", the PPG channel-1 pulse output is enabled to the PPG1 pin. When PPGC0: POE0 and PPGC1: POE1 are set to "0", pulse output to the external pins (PPG0 and PPG1 pins) is not enabled and both the PPG0 and PPG1 pins operate as an I/O port.

In 8-bit prescaler + 8-bit PPG mode, the PPG0 pin outputs the toggle waveforms of 8-bit prescaler and the PPG1 pin outputs the 8-bit PPG pulses. In 16-bit PPG mode, the same waveform is output through both PPG0 and PPG1 pins. Therefore, the same output can be obtained regardless of which external pin is enabled.

PL0 PPG0 PPG1 Рн1 P_L1 PRLL register value of channel 0 PRLH register value of channel 0 PRLL register value of channel 1 H0 L1 $P_L0=T \times (L0+1)$ H1 : PRLH register value of channel 1 Input clock cycle $PH0=T \times (H0+1)$ Т Pн0: PPG0 H-pulse width $P_L1=T \times (L0+1) \times (L1+1)$ PL0: PPG0 L-pulse width $PH1=T \times (H0+1) \times (H1+1)$ Рн1: PPG1 H-pulse width PL1: PPG1 L-pulse width

Figure 12.4-13 Output Waveform in 8-Bit Prescaler + 8-Bit PPG Mode

Note:

In 8-bit prescaler + 8-bit PPG mode, set the same values to the PRLH register and PRLL register of channel 0, 2 and 4.

■ Interrupt

The 8/16-bit PPG timer outputs an interrupt request when an underflow of the counter value of the PPG timer occurs.


In 8-bit PPG mode and 8-bit prescaler + 8-bit PPG mode, an interrupt request is output when an underflow (" 00_H " -> "FF_H") of the 8-bit counter value occurs.

In 16-bit PPG mode, an interrupt request is output when an underflow (" 0000_H " -> "FFFF_H") of the 16-bit counter value occurs. When an interrupt request is output, "1" is simultaneously set to the PPG timer interrupt request flag bit (PPGC1: PUF1, PPGC0: PUF0). To clear the interrupt request, set "0" simultaneously.

■ Reload Register Write Timing

In 8-bit PPG mode and 8-bit prescaler + 8-bit PPG mode, word transfer instructions should be used to set the PPG reload register (PRLH, PRLL). If two byte transfer instructions are used for settings, the pulse width is delayed depending on the timing.

Figure 12.4-14 Write Timing Chart




If, in the timing chart shown in Figure 12.4-14 "Write Timing Chart", the PPG reload register (lower) (PRLL) value is set from A to C before the timing of (1) and the PPG reload register (upper) (PRLH) value is set from B to D after the timing of (1), the count-C pulses for the L side and count-B pulses for the H side are generated just after making these settings, rising to the delay of pulse with change. This occurs because the PPG reload register (PRLH, PRLL) values at the timing of (1) are PRLL register value = C and PRLH register value = B.

When using 16-bit PPG mode, set the PPG reload register (PRLH, PRLL) channels 0 and 1 using the long word transfer, or the word transfer in order of channel 0 -> channel 1. In 16-bit PPG mode, the value set to the PPG reload register (PRLH, PRLL) channel 0 is temporarily stored in the temporary latch and then set to the PPG reload register (PRLH, PRLL) channel 0 in synchronization with the setting of the PPG reload register (PRLH, PRLL) channel 1.

In 8-bit PPG mode and 8-bit prescaler + 8-bit PPG mode, as shown in Figure 12.4-15 "Block Diagram for PPG Reload Register (PRLH, PRLL) Setting", channel 0 and channel 1 of the PPG reload register (PRLH, PRLL) can be set independently.

Figure 12.4-15 Block Diagram for PPG Reload Register (PRLH, PRLL) Setting



12.4.5 Waveform Generator

The waveform generator can generate various timing waveforms using real-time outputs (RT), the 8/16-bit PPG timer, and the 8-bit timer.

■ Waveform Generator

The waveform generator can generates timing waveforms as follows:

- By using the 8-bit timer as a dead-time timer, the waveform generation block can generate non-overlap waveforms by adding the non-overlap time delay to the real-time output (RT1, RT3, RT5) and PPG timer (PPG1, PPG3, PPG5) pulse output (dead-time function).
- An 8-bit timer is started at a rising edge of the real-time output (RT), and the selected (SIGCR: PGS1, PGS0) PPG timer outputs the clock until the counter value of the 8-bit timer and the 8-bit reload register (TMRR) value match (GATE function).




Figure 12.4-16 Waveform Generation Block Operation

12.4.6 Operation of Dead-Time Control Circuit

The dead-time control circuit generates non-overlap waveforms with a delay of the non-overlap time applied to the real-time output (RT1, RT3, RT5) and PPG timer (PPG1, PPG3, PPG5) pulse output.

■ Generating non-overlap signals of RT1/RT3/RT5

Generating Non-Overlap Waveforms of Real-time Output (RT1, RT3, RT5)

Non-overlap waveforms with positive-polarity waveform output (DTCR: DMOD="0") are generated by applying a delay of the non-overlap time specified in the 8-bit reload register (TMRR) at a rising edge of the real-time output (RT1, RT3, RT5) and real-time output (RT1, RT3, RT5) inverted pulses. If the pulse width of real-time output (RT1, RT3, RT5) is smaller than the specified non-overlap time, the 8-bit timer restarts counting from "00_H" at the next real-time output edge.

[Register settings]

TCDT: 0000000000000000000B

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle)

TCCS: X--XXXXXXXXXXXXXXXB OCS: ---1XXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXXXXX (Comparison value)

DTCR: 00000100_B

TMRR: XXXXXXXX_B (Non-overlap time)

SIGCR: XXXXXXXX_B (DTTI input and 8-bit timer count clock)

Set X according to user's operation.

-: Undefined bit




Figure 12.4-17 Generation of Positive-Polarity Non-Overlap Waveforms of Real-time Output

Non-overlap waveforms with negative-polarity waveform output (DTCR: DMOD="1") are generated by applying a delay of the non-overlap time specified in the 8-bit reload register (TMRR) at a falling edge of the real-time output (RT1, RT3, RT5) inverted pulses and real-time output (RT1, RT3, RT5). If the pulse width of real-time output (RT1, RT3, RT5) is smaller than the specified non-overlap time, the 8-bit timer restarts counting from "00_H" at the next real-time output edge.

[Register settings]

TCDT: 00000000000000000000

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle)

TCCS: X--XXXXXXXXXXXXXX_B OCS: ----1XXXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXX_B (Comparison value)

DTCR: 10000100_B

TMRR: XXXXXXXX_R (Non-overlap time)

SIGCR: XXXXXXXX_B (DTTI input and 8-bit timer count clock)

Set X according to user's operation.

-: Undefined bit

Count Set value of TMRR register Time RT1 U Χ One machine cycle One machine cycle Pin name Output sinal U Waveform with a delay applied at a falling edge of RT1 inverted pulses \downarrow Waveform with a delay applied at a falling edge of RT3 inverted pulses \downarrow ٧ W Waveform with a delay applied at a falling edge of RT5 inverted pulses \downarrow Χ Waveform with a delay applied at a falling edge of RT1 \downarrow Waveform with a delay applied at a falling edge of RT3 \downarrow Υ Waveform with a delay applied at a falling edge of RT5 \downarrow Ζ

Figure 12.4-18 Generation of Negative-Polarity Non-Overlap Waveforms of Real-time Output

■ Generating Non-Overlap Waveforms of PPG Timer (PPG1, PPG3, PPG5)

Non-overlap waveforms with positive-polarity waveform output (DTCR: DMOD="0") are generated by applying a delay of the non-overlap time specified in the 8-bit reload register (TMRR) at a rising edge of the PPG timer (PPG1, PPG3, PPG5) pulses and PPG timer (PPG1, PPG3, PPG5) inverted pulses. If the pulse width of the PPG timer (PPG1, PPG3, PPG5) is smaller than the specified non-overlap time, the 8-bit timer restarts counting from "00_H" at the next PPG timer pulse edge.

[Register settings]

TCDT: 00000000000000000000

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle setting)

TCCS: X--XXXXXXXXXXXXXXXB OCS: ----1XXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXXX_B (Compare value setting)

DTCR: 01000111_B


TMRR: XXXXXXXX_B (Non-overlap time setting)

SIGCR: XXXXXXXX_B (DTTI input and 8-bit timer operating clock settings)

Set X according to user's operation.

-: Undefined bit

Figure 12.4-19 Generation of Positive-Polarity Non-Overlap Waveforms of PPG Timer



 Non-overlap waveforms with negative-polarity waveform output (DTCR: DMOD="1") are generated by applying a delay of the non-overlap time specified in the 8-bit reload register (TMRR) at a falling edge of the PPG timer (PPG1, PPG3, PPG5) inverted pulses and PPG timer (PPG1, PPG3, PPG5) pulses. If the pulse width of the PPG timer (PPG1, PPG3, PPG5) is smaller than the specified non-overlap time, the 8-bit timer restarts counting from "00_H" at the next PPG timer pulse edge.

[Register settings]

TCDT: 0000000000000000000

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle setting)

TCCS: X--XXXXXXXXXXXXXXXB OCS: ----1XXXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXX_B (Compare value setting)

DTCR: 11000111_B


TMRR: XXXXXXXX_B (Non-overlap time setting)

SIGCR: XXXXXXX_B (DTTI input and 8-bit timer operating clock settings)

Set X according to user's operation.

-: Undefined bit

Figure 12.4-20 Generation of Negative-Polarity Non-Overlap Waveforms of PPG Timer



12.4.7 Operation of PPG Output and GATE Signal Control Circuit

When "1" is set to the GATE signal output setting bit (GTEN) and pulse output enable bit (PGEN) of the 8-bit timer control register (DTCR), the PPG output and GATE signal control circuit output the pulses of the PPG timer set in the PPG timer setting bit (PGS1, PGS0) of the waveform control register (SIGCR) to the RT0 pin. The GATE signal to control the PPG timer is generated by the real-time output (RT) and 8-bit timer.

■ Generating PPG Output and the GATE Signal by the Real-time Output (RT)

[Register settings]

TCDT: 000000000000000000000

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle setting)

 $\begin{array}{ll} \text{TCCS: } X\text{--}XXXXXXXXX0X0XXXX_B} \\ \text{OCS: } \text{----}1XXXXXXXXX--}11_B \end{array}$

OCCP: XXXXXXXXXXXXXXXX_B (Compare value setting)


DTCR: 01100001_B TMRR: XXXXXXXX_B

SIGCR: XXXXXXXX_B (DTTI input and 8-bit timer operating clock settings)

Set X according to user's operation.

-: Undefined bit

Figure 12.4-21 Generation of PPG Output and GATE Signal by Real-time Output (RT)



■ Generating PPG Output and the GATE Signal by the 8-Bit Timer

[Register settings]

TCDT: 0000000000000000000B

CPCLR: XXXXXXXXXXXXXXXX_B (Cycle setting)

TCCS: X--XXXXXXXXXXXXXXXB OCS: ----1XXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXX_B (Compare value setting)


DTCR: 01100001_B TMRR: XXXXXXXX_B

SIGCR: XXXXXXX_B (DTTI input and 8-bit timer operating clock settings)

Set X according to user's operation.

-: Undefined bit

Figure 12.4-22 Generation of PPG Output and GATE Signal by 8-Bit Timer



Note:

8-bit timer 0 is used for RT0 and RT1, 8-bit timer 1 is used for RT2 and RT3, and 8-bit timer 2 is used for RT4 and RT5. Be careful not to use an RT and attempt to start the corresponding timer that is already operating. Doing so prolongs the GATE signal and causes a malfunction.

12.4.8 Control of DTTI Pin Input

By setting the output level control enable bit (DTIE) of the waveform control register (SIGCR) to "1", the control of the RT0 pin by DTTI pin input is enabled. If the valid input level set in the valid input level setting bit (DTIL) of the waveform control register (SIGCR) is input to the DTT1 pin, the RT0 pin output is fixed to the level specified in the port 3 data register (PDR3).

■ Control of DTTI Pin Input

While the output is fixed at the level set in the port 3 data register (PDR3) by DTTI pin input, the 8-bit timer does not stop and continues to generate waveforms, but does not output any waveforms to the RT0 pin.

[Register settings]

TCDT: 0000000000000000000B

CPCLR: XXXXXXXXXXXXXXXXX_R (Cycle setting)

TCCS: X--XXXXXXXXXXXXXX_B OCS: ----0XXXXXXXXXX--11_B

OCCP: XXXXXXXXXXXXXXXX_B (Compare value setting)

DTCR: 0000100_B

TMRR: XXXXXXXX_B (Non-overlap time setting)


SIGCR: 110XXXXX_B (DTTI input and 8-bit timer operating clock settings)

PDR3: 00XXXX00_B (Set the inactive level for each terminal.)

Set X according to user's operation.

-: Undefined bit

Figure 12.4-23 Operation Performed when DTTI Pin Input is Enabled



■ Noise Cancel Function for DTTI Pin

When bit 5 (NRSL) of the waveform control register is set to 1, the noise cancel function for DTTI pin input can be used. When the noise cancel function is selected, the time for fixing an output pin at the inactive level is delayed for about four machine clocks by the noise cancel circuit. Since the noise cancel circuit uses a peripheral clock, input is invalidated even if the DTTI input is enabled in a mode such as STOP mode in which the oscillator stops.

CHAPTER 12 MULTIFUNCTIONAL TIMERS

CHAPTER 13 UART

This chapter explains the functions and operation of UART.

- 13.1 "Overview of UART"
- 13.2 "Configuration of UART"
- 13.3 "UART Pins"
- 13.4 "UART Registers"
- 13.5 "UART Interrupts"
- 13.6 "UART Baud Rates"
- 13.7 "Operation of UART"
- 13.8 "Notes on Using UART"

13.1 Overview of UART

UART is a general-purpose serial data communication interface for performing synchronous or asynchronous (start-stop synchronization) communication with external devices. The UART has a bidirectional communication function (normal mode), additionally the master-slave communication function (multiprocessor mode) is only available for the master system.

■ UART Functions

O UART Functions

UART is a general-purpose serial data communication interface for transmitting serial data to and receiving data from another CPU and peripheral devices. It has the functions listed in Table 13.1-1 "UART Functions".

Table 13.1-1 UART Functions

| | Function |
|--|---|
| Data buffer | Full-duplex, double buffering |
| Transfer mode | Clock synchronous (using start and stop bits) Clock asynchronous (start-stop synchronization) |
| Baud rate | Up to 2MHz (when the machine clock is operated at 16MHz) A dedicated baud rate generator is provided. Baud rate by an external clock (clock input through the SCK0/SCK1 pins) Internal clock (internal clocks supplied from 16-bit reload timer 0 can be used.) The baud rate can be selected from a total of eight types |
| Data length | 7 bits (in asynchronous normal mode only)8 bits |
| Signal mode | Non-return to zero (NRZ) |
| Reception error detection | Framing error Overrun error Parity error (cannot be detected in multiprocessor mode.) |
| Interrupt request | Reception interrupt (reception completion and reception error detection) Transmission interrupt (transmission completion) Extended intelligent I/O service (EI²0S) is available for both transmission and reception interrupts. |
| Master-slave communication function (multiprocessor mode | One-to-n communication (one master to n slaves) can be performed. (This function is supported only for the master system.) |

Note:

During clock synchronous transfer, start and stop bits are not added so only data is transferred in UART.

Table 13.1-2 UART Operation Mode

| | | Data length | | Synchroni- | Stop bit | |
|----------------|----------------|-------------------------|------------------------|-------------------|----------------|--|
| Operation mode | | When parity is disabled | When parity is enabled | zation on mode | length | |
| 0 | Normal mode | 7 or 8 bits | | Asynchro- nous | 1 or 2 bits *2 | |
| 1 | Multiprocessor | 8+1 ^{*1} | - | Asynchro- nous | | |
| 2 | Normal mode | 8 | - | Synchro- nous | None | |

^{-:} Setting not possible

■ UART Interrupt and El²OS

Table 13.1-3 UART Interrupt and El²OS

| Interrupt course | Interrupt | Interrupt control register | | Vector table address | | | El ² OS |
|------------------------------|-----------------------|----------------------------|---------------------|----------------------|---------------------|---------------------|--------------------|
| Interrupt cause | number | Register name | Address | Lower | Upper | Bank | EI-03 |
| UART1 reception interrupt | #37(25 _H) | ICR13 | 0000BD _H | FFFF68 _H | FFFF69 _H | FFFF6A _H | 0 |
| UART1 transmission interrupt | #38(26 _H) | ICR13 | 0000BD _H | FFFF64 _H | FFFF65 _H | FFFF66 _H | Х |
| UART0 reception interrupt | #39(27 _H) | ICR14 | 0000BE _H | FFFF60 _H | FFFF61 _H | FFFF62 _H | 0 |
| UART0 transmission interrupt | #40(28 _H) | ICR14 | 0000BE _H | FFFF5C _H | FFFF5D _H | FFFF5E _H | Х |

O: Provided with a function that detects a UART reception error and stops El²OS

^{*1: &}quot;+1" indicates the address/data selection bit (A/D) for communication control.

^{*2:} During reception, only one stop bit can be detected.

X: Usable when ICR13 and ICR14 or interrupt causes that share an interrupt vector are not used

13.2 Configuration of UART

UART consists of the following 11 blocks:

- Clock Selector
- Reception Control Circuit
- Transmission Control Circuit
- Reception Status Detection Circuit
- Reception Shift Register
- Transmission Shift Register
- Mode Control Register (SMR0/1)
- Control Register (SCR0/1)
- Status Register (SSR0/1)
- Input Data Register (SIDR0/1)
- Output Data Register (SODR0/1)

■ Block Diagram of UART




Figure 13.2-1 Block Diagram of UART

O Clock Selector

The clock selector selects the sending/receiving clock from the dedicated baud rate generator, external input clock (clock input through the SCK0/SCK1 pins), and internal clock (clock supplied from the 16-bit reload timer).

O Reception Control Circuit

The reception control circuit consists of a received bit counter, start bit detection circuit, and received parity counter. The received bit counter counts receive data bits. When reception of one data item for the specified data length is complete, the received bit counter generates a reception interrupt request. The start bit detection circuit detects start bits from the serial input signal. When the circuit detects a start bit, it writes data in the SIDR0/1 register by shifting at the specified transfer rate. The received parity counter calculates the parity of the receive data.

Transmission Control Circuit

The transmission control circuit consists of a transmission bit counter, transmission start circuit, and transmission parity counter. The transmission bit counter counts transmission data bits. When transmission of one data item of the specified data length is complete, the transmission bit counter generates a transmission interrupt request. The transmission start circuit starts transmission when send data is written to the output data register (SODRO/SODR1). The transmission parity counter generates the parity bits for data when transmitting data with parity.

Reception Shift Register

The reception shift register fetches receive data input from the SIN0/1 pin, shifting the data bit by bit. When reception is complete, the reception shift register transfers receive data to the SIDR0/1 register.

Transmission Shift Register

The transmission shift register transfers data written to the SODR0/1 register to itself and outputs the data to the SOT0/1 pin, shifting the data bit by bit.

Mode Control Register (SMR0/1)

The mode register performs the operations of the operation mode setting, baud rate clock setting, serial clock I/O control, and output enable setting of serial data to pins.

Control Register (SCR0/1)

The control register performs the operations of the parity presence/absence setting, parity setting, stop bit length/data length settings, frame data format setting in operation mode 1, clearing of received error flag bits, and enable/disable setting of send/receive operations.

Status Register (SSR0/1)

The status register performs the operations of status check for transmission/reception and errors, transfer direction setting of serial data, and enable/disable setting of send/receive interrupt requests.

Input Data Register (SIDR0/1)

This register retains receive data.

Output Data Register (SODR0/1)

This register sets transmission data. Data written to this register is converted to serial data and output.

13.3 UART Pins

This section describes the UART pins and provides a pin block diagram.

■ UART Pins


The UART pins also serve as I/O ports.

Table 13.3-1 UART Pins

| Pin name | Pin function | I/O format | Pull-up | Standby control | Setting required to use pin | | | | | | | | |
|----------|---------------------------------------|----------------------|------------------|-----------------|--|--|--|---------------------------------------|--|--|--|---|---------------------------------------|
| P36/SIN0 | Port I/O or serial data input | CMOS output and CMOS | Nothing | Provided | Set as an input port (DDR3: bit0 = 0) | | | | | | | | |
| P37/SOT0 | Port I/O or serial data output | nysteresis input | hysteresis input | | Set to serial data output enable mode (SMR0: SOE = 1) | | | | | | | | |
| P40/SCK0 | Port I/O or serial clock input/output | | | | Set as an input port (DDR4: bit 0=0) | | | | | | | | |
| | | | | | Set to serial clock output enable mode (SMR0:SCKE = 1) | | | | | | | | |
| P60/SIN1 | Port I/O or serial data input | | | | | | | | | | | | Set as an input port (DDR6: bit0 = 0) |
| P61/SOT1 | Port I/O or serial data output | | | | | | | | | | | Set to serial data output enable mode (SMR1: SOE = 1) | |
| P62/SCK1 | Port I/O or serial clock input/output | | | | | | | Set as an input port (DDR6: bit2 = 0) | | | | | |
| | | | | | Set to serial clock output enable mode (SMR1:SCKE = 1) | | | | | | | | |

■ Block Diagram of UART Pins

Figure 13.3-1 Block Diagram of UART Pins



13.4 UART Registers

The following figure shows the UART registers.

■ UART Registers

Figure 13.4-1 UART Registers

| Address | bit15 bit8 | bit7 ····· bit0 |
|---|---|--|
| ch0:000021 н,20 н ch1:000025 н,24 н | SCR (control register) | SMR (mode control register) |
| ch0:000023 н, 22 н ch1:000027 н,26 н | SSR (status register) | SIDR/SODR (input/output data register) |
| ch0:000029 н ch1:00002В н | CDCR (communication prescaler control register) | Reserved |

13.4.1 Control Register (SCR0/SCR1)

The control register (SCR0/SCR1) is a register for performing the operations of the parity presence/absence setting, parity setting, stop bit length/data length settings, frame data format setting in operation mode 1, clearing of received error flag bits, and enable/disable setting of send/receive operations.

■ Control Register (SCR0/SCR1)




Figure 13.4-2 Control Register (SCR0/SCR1)

Table 13.4-1 Functions of Bits for Control Register (SCR0/SCR1)

| | Bit name | Function | | | |
|-------|--|--|--|--|--|
| bit15 | PEN: Parity enable bit | This bit selects whether to add a parity bit during transmission in serial data input-output mode or to detect it during reception. Note: No parity can be used in operation modes 1 and 2. Therefore, fix this bit to 0. | | | |
| bit14 | P: Parity selection bit | This bit specifies the odd parity/even parity. Note: Valid only when parity presence (PEN="1") is selected. | | | |
| bit13 | SBL: Stop bit length selection bit | This bit selects the length of the stop bits or the frame end mark of send data in asynchronous transfer mode. Note: During reception, only the first bit of the stop bits is detected. | | | |
| bit12 | CL: Data length selection bit | This bit specifies the length of send and receive data. Note: Seven bits can be selected in operation mode 0 (asynchronous) only. Be sure to select eight bits (CL=1) in operation mode 1 (multiprocessor mode) and operation mode 2 (synchronous). | | | |
| bit11 | A/D: Address/ data selection bit | Specify the data format of a frame to be sent or received in multiprocessor mode (mode 1). Select usual data when this bit is 0, and select address data when the bit is 1. | | | |
| bit10 | REC: Reception error flag clear bit | This bit clears the FRE, ORE, and PE flags of the status register (SSR0/1). Write 0 to this bit to clear the FRE, ORE, and PE flag. Writing 1 to this bit has no effect on the others. Note: If UART is active and a reception interrupt is enabled, clear the REC bit only when the FRE, DRE, or PE flag indicates 1. | | | |
| bit9 | RXE: Reception enable bit | This bit controls UART reception. When this bit is 0, reception is disabled. When it is 1, reception is enabled. Note: If reception operation is disabled during reception, reception of data currently being received is finished and the received data is stored in the input data register (SIDR0/SIDR1), and then the reception operation is stopped. | | | |

CHAPTER 13 UART

Table 13.4-1 Functions of Bits for Control Register (SCR0/SCR1) (Continued)

| | Bit name | Function |
|------|------------------------------------|---|
| bit8 | TXE: Transmission enable bit | This bit controls UART transmission. When this bit is 0, transmission is disabled. When the bit is 1, transmission is enabled. Note: When transmission operation is disabled during transmission, wait until there is no data in the send data buffers (SODR0/1) before stopping the transmission operation. If transmission operation is disabled during transmission, transmission operation is stopped after all data in the output data register (SODR0/SODR1) is sent out. When setting "0", write data to the output data register (SODR0/SODR1) and then wait for at least 1/16 period of the baud rate for the clock asynchronous transfer mode and the same period as the baud rate for the clock synchronous transfer mode. |

13.4.2 Mode Register (SMR0/SMR1)

The mode register (SMR0/SMR1) is a register for performing the operations of the operation mode setting, baud rate clock setting, serial clock I/O control, and output enable setting of serial data to pins.

■ Mode Control Register (SMR0/SMR1)




Figure 13.4-3 Mode Control Register (SMR0/SMR1)

CHAPTER 13 UART

Table 13.4-2 Functions of Bits for Mode Register (SMR0/SMR1)

| | Bit name | Function |
|----------------------|--|---|
| bit7 bit6 | MD1 and MD0: Operation mode selection bits | These bits select an operation mode. Note: Operation mode 1 (multiprocessor mode) can be used only from the master system during master-slave communication. UART cannot be used from the slave system because it has no address/data detection function during reception. |
| bit5 bit4 bit3 | CS2 to CS0: Clock selection bits | This bit selects a baud rate clock source. When the dedicated baud rate generator is selected, the baud rate is determined at the same time. When the dedicated baud rate generator is selected, eight baud rates can be selected: 6 types for the dedicated baud rate generator selected, 1 type for the internal timer selected, and 1 type for the external clock selected. Clock input can be selected from external clocks (SCK0/SCK1 pin input), the internal clock (16-bit reload timer), and the dedicated baud rate generator. |
| bit2 | -: Undefined bit | When this bit is read, the value is undefined. The value set to this bit does not affect operation. |
| bit1 | SCKE: Serial clock output enable bit | This bit controls the serial clock input-output ports. When this bit is 0, the P40/SCK0 and P62/SCK1 pins operate as input-output ports or serial clock input pins. When this bit is 1, the pins operate as serial clock output pins. Note: To use the P40/SCK0 and P62/SCK1 pins as serial clock input (SCKE="0") pins, set them as input pins. Also, select an external clock (SMR0/SMR1: CS2 to CS0="111_B") using the clock setting bits. To use the P40/SCO0 and P62/SCO1 pins as serial clock output (SCKE="1") pins, select the dedicated baud rate generator (SMR0/SMR1: CS2 to CS0="000_B" to "101_B") or internal clock (SMR0/SMR1: CS2 to CS0="110_B"). Reference: When the SCK0/1 pin is assigned to serial clock output (SCKE=1), it functions as the serial clock output pin regardless of the status of the inputoutput ports. |
| bit0 | SOE: Serial data output enable bit | This bit enables the output of serial data. When this bit "0", the P37/SOT0, P61/SOT1 pins operate as an I/O port. When this bit "1", the P37/SOT0, P61/SOT1 pins operate as a serial data output pin. Reference: When the serial data output (SOE="1") is selected, the pins operate as a serial data output pin regardless of the state of the I/O port. |

13.4.3 Status Register (SSR0/SSR1)

The status register (SSR0/SSR1) is a register for performing the operations of status check for transmission/reception and errors, transfer direction setting of serial data, and enable/disable setting of send/receive interrupts.

■ Status Register (SSR0/SSR1)

Figure 13.4-4 Status Register (SSR0/SSR1)




Table 13.4-3 Functions of Bits for Status Register (SSR0/SSR1)

| No. | Bit name | Function |
|-------|---|---|
| bit15 | PE: Parity error flag bit | This bit is set to "1" when a parity error occurs during reception. This bit is cleared to "0" when "0" is written to the reception error flag clear bit (REC) of the control register (SCR0/SCR1). When this bit is set to "1" while the reception interrupt request enable bit (RIE) is 1, a reception interrupt request is output. When this bit is set to "1", data in the input data register (SIDR0/SIDR1) will be invalid. |
| bit14 | ORE: Overrun error flag bit | This bit is set to "1" when an overrun error occurs during reception. This bit is cleared to "0" when "0" is written to the reception error flag clear bit (REC) of the control register (SCR0/SCR1). When this bit is set to "1" while the reception interrupt request enable bit (RIE) is 1, a reception interrupt request is output. When this bit is set to "1", data in the input data register (SIDR0/SIDR1) will be invalid. |
| bit13 | FRE: Framing error flag bit | This bit is set to "1" when a framing error occurs during reception. This bit is cleared to "0" when "0" is written to the reception error flag clear bit (REC) of the control register (SCR0/SCR1). When this bit is set to "1" while the reception interrupt request enable bit (RIE) is 1, a reception interrupt request is output. When this bit is set to "1", data in the input data register (SIDR0/SIDR1) will be invalid. |
| bit12 | RDRF: Receive data full flag bit | This bit indicates the status of the input data register (SIDR0/SIDR1). This bit is set to "1" when the receive data is stored in the input data register (SIDR0/SIDR1). This bit is cleared to "0" when the input data register (SIDR0/SIDR1) is read. When the reception interrupt request enable bit (RIE) is set to 1 while this bit is "1", a reception interrupt request is output. |
| bit11 | TDRE: Transmission data empty flag bit | This bit indicates the status of the output data register (SODR0/SODR1). This bit is cleared to "0" when transmission data is written to the output data register (SODR0/SODR1). This bit is set to "1" when data is sent after loading it into the transmission shift register. When the transmission interrupt request enable bit (TIE) is set to 1 while this bit is "1", a transmission interrupt request is output. Note: "1" is set in the initial state. |
| bit10 | BDS: Transfer direction selection bit | This bit specifies the transfer direction of serial data. When this bit is set to "0", transfer starts with the lowest-order bit (LSB first). When this bit is set to "1", transfer starts with the highest-order bit (MSB first). Note: The high-order and low-order sides of data are interchanged with each other when reading from, or writing to the serial data register. Therefore, if data is written to the output data register (SODR0/SODR1) and then this bit is rewritten, the written data becomes invalid. |

Table 13.4-3 Functions of Bits for Status Register (SSR0/SSR1) (Continued)

| No. | Bit name | Function |
|------|--|---|
| bit9 | RIE: Reception interrupt request enable bit | This bit enables a reception interrupt request. When the reception data full flag enable bit (RDRF) is set to "1" or one of the reception error flag bits (PE, ORE, and FRE) is set to "1" while this bit is "1", a reception interrupt request is output. |
| bit8 | TIE: Transmission interrupt request enable bit | This bit enables a transmission interrupt request. When the transmission data empty flag bit (TDRE) is set to "1" while this bit is "1", a transmission interrupt request is output. |


13.4.4 Input Data Register (SIDR0/SIDR1) and Output Data Register (SODR0/SODR1)

The input data register (SIDR0/SIDR1) is a serial data reception register. The output data register (SODR0/SODR1) is a serial data transmission register.

■ Input Data Register (SIDR0/SIDR1)

Figure 13.4-5 "Input Data Register (SIDR0/SIDR1)" shows the bit configuration of input data register.

Figure 13.4-5 Input Data Register (SIDR0/SIDR1)




The input data register (SIDR0/SIDR1) is a register to store receive data. The serial data signal transmitted to the SIN0/SIN1 pin is converted in the shift register and then stored in the input data register (SIDR0/SIDR1). When the data length is 7 bits long in operation mode 0, bit7 (D7) becomes invalid. When receive data is stored in this register, the reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1". If the reception interrupt request output is enabled (SSR0/SSR1: RIE="1"), a reception interrupt is output.

Read the input data register (SIDR0/SIDR1) when the reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1". The reception data full flag bit (RDRF) is cleared to "0" when the input data register (SIDR0/SIDR1) is read. When a reception error occurs (one of SSR0/SSR1: PE, ORE, FRE is "1"), data in the input data register (SIDR0/SIDR1) becomes invalid.

■ Output Data Register (SODR0/SODR1)

Figure 13.4-6 Output Data Register (SODR0/SODR1)



When data to be transmitted is written to the output data register (SODR0/SODR1), if transmission is enabled, the send data is transferred to the transmission shift register, converted into serial data, and then transmitted from the serial data output pin (SOT0/SOT1 pin). When the data length is 7 bits long in operation mode 0, bit7 (D7) becomes invalid.

When the transmission data is written to the output data register, the transmission data empty flag bit (TDRE) of the status register (SSR0/SSR1) is cleared to "0". When transfer to the transmission shift register is completed, the status register is set to "1". If the transmission data empty flag bit (TDRE) is "1", the next send data can be written. When the transmission data empty flag bit (TDRE) is set to "1" while the transmission interrupt request output is enabled (SSR0/SSR1: TIE="1"), a transmission interrupt is output. When a transmission interrupt is output, write the next transmission data after the transmission data empty flag bit (TDRE) is set to "1".

Note:

The output data register (SODR0/SODR1) is a write-only register and the input data register (SIDR0/SIDR1) is a read-only register. These registers are located at the same address, and so the read value is different from the write value. Therefore, instructions that perform a read-modify-write (RMW) operation such as the INC/DEC instruction cannot be used.

13.4.5 Communication Prescaler Control Register (CDCR0/CDCR1)

The communication prescaler control register (CDCR0/CDCR1) is a register that controls the division of machine clocks.

■ Communication Prescaler Control Register (CDCR0/CDCR1)

The operation clocks of UART can be obtained by dividing machine clocks. UART is designed to obtain certain baud rates for various machine cycles. Output from the communication prescaler is used for the operation clocks of extended I-O serial interfaces.




Table 13.4-4 Functions of Bits for Communication Prescaler Control Register (CDCR0/CDCR1)

| No. | Bit name | Function |
|-------------------------|---|--|
| bit15 | MD: Communication prescaler operation enable bit | This bit enables a communication prescaler operation. If this bit is "1", the communication prescaler operates. If this bit is "0", the communication prescaler stops. |
| bit14 bit13 bit12 | -: Undefined bit | When these bits are read, values are undefined. Values set to these bits do not affect operation. |
| bit11 | RESV: Reservation bit | Always set "0". |
| bit10 bit9 bit8 | DIV2 to DIV0: Frequency division ratio setting bit | These bits are used to set the frequency division ratio of the machine clock. For the set values, see Table 13.4-5 "Machine Clock Division Ratio". |

Table 13.4-5 Machine Clock Division Ratio

| MD | DIV2 | DIV1 | DIV0 | Div |
|----|------|------|------|---------------------|
| 0 | - | - | - | Setting not allowed |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 2 |
| 1 | 0 | 1 | 0 | 3 |
| 1 | 0 | 1 | 1 | 4 |
| 1 | 1 | 0 | 0 | 5 |
| 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 1 | 0 | 7 |
| 1 | 1 | 1 | 1 | 8 |

Div: Machine clock division ratio

Note:

If a division ratio is changed, wait two time cycles as clock stabilization time before starting communication.

13.5 UART Interrupts

UART uses both reception and transmission interrupts and outputs an interrupt request for either of the following causes:

- A reception interrupt is output when receive data is set to the input data register (SIDR0/SIDR1) or a reception error occurs.
- A transmission interrupt is output when send data is transferred from the output data register (SODR0/SODR1) to the transmission shift register.

The extended intelligent I/O service (El²OS) is available for these interrupts.

■ UART Interrupts

Table 13.5-1 Interrupt Control Bits and Interrupt Causes of UART

| Reception/ transmission | Interrupt request flag bit | Operation mode | | | Interrupt cause | Interrupt cause | When interrupt request flag is |
|----------------------------|----------------------------------|----------------|---|---|---|--------------------|--|
| | | 0 | 1 | 2 | | enable bit | cleared |
| Reception | RDRF | 0 | 0 | 0 | Loading receive data into buffers (SIDR0/1) | SSR0/1:RIE | Receive data is read. |
| | ORE | 0 | 0 | 0 | Overrun error | | 0 is written to the reception error flag clear bit (SCR0/1:REC). |
| | FRE | 0 | 0 | Х | Framing error | | |
| | PE | 0 | Х | Х | Parity error | | |
| Transmission | TDRE | 0 | 0 | 0 | Send data transfer from the output data register (SODR0/SODR1) completed | SSR0/1:TIE | Transmission data is written |

O: Used X: Not used

O Reception Interrupt

In reception mode, "1" is set to the reception data full flag bit (RDRF) or one of the reception error flag bits (ORE, FRE, PE) in the status register (SSR0/SSR1) when data reception is completed, or an overrun error, framing error, or parity error occurs. If the reception interrupt is enabled (SSR0/SSR1: RIE="1"), a reception interrupt request is output.

The reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is cleared to "0" when the input data register (SIDR0/SIDR1) is read. All reception error flag bits (PE, ORE, FRE) of the status register (SSR0/SSR1) are cleared to "0" when the reception error flag clear bit (REC) of the status register (SSR0/SSR1) is set to "0".

Transmission Interrupt

The transmission data empty flag bit (TDRE) of the status register (SSR0/SSR1) is set to "1" when send data is transferred from the output data register (SODR0/SODR1) to the transfer shift register. If the transmission interrupt is enabled (SSR0/SSR1: TIE="1"), a transmission interrupt request is output.

■ UART Interrupts and EI²OS

Table 13.5-2 UART Interrupts and El²OS

| Interview course | Interrupt | • | t control ster | Vector table address | | El ² OS | |
|------------------------------|-----------------------|---------------|---------------------|----------------------|---------------------|---------------------|-------|
| Interrupt cause | number | Register name | Address | Lower | Upper | Bank | EI-05 |
| UART1 reception interrupt | #37(25 _H) | ICR13 | 0000BD _H | FFFF68 _H | FFFF69 _H | FFFF6A _H | 0 |
| UART1 transmission interrupt | #38(26 _H) | ICR13 | 0000BD _H | FFFF64 _H | FFFF65 _H | FFFF66 _H | Δ |
| UART0 reception interrupt | #39(27 _H) | ICR14 | 0000BE _H | FFFF60 _H | FFFF61 _H | FFFF62 _H | 0 |
| UART0 transmission interrupt | #40(28 _H) | ICR14 | 0000BE _H | FFFF5C _H | FFFF5D _H | FFFF5E _H | Δ |

O: Provided with a function that detects a UART reception error and stops El²OS

■ UART El²OS Functions

UART has a circuit for operating ${\rm EI}^2{\rm OS},$ which can be started up for either reception or transmission interrupts.

O For Reception

El²OS can be used regardless of the status of other resources.

○ For Transmission

UART shares the interrupt registers (ICR13 and ICR14) with the UART reception interrupts. Therefore, El²OS can be started up only when no UART reception interrupts are used.

 $[\]triangle$: Usable when interrupt causes that share the ICR13 and ICR14 or the interrupt vectors are not used

13.5.1 Reception Interrupt Generation and Flag Set Timing

The following are reception interrupt causes: completion of reception (SSR0/SSR1: RDRF="1") and occurrence of a reception error (one of SSR0/SSR1: PE, ORE, and FRE is "1").

Reception Interrupt Generation and Flag Set Timing

Receive data is stored in the input data register (SIDR0/SIDR1) and the reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1" when a stop bit is detected (in operation mode 0 or 1) or the last bit of data (D7) is detected (in operation mode 2). When a reception error occurs, one of the reception error flags (PE, ORE, FRE) is set to "1". If any of the reception error flag bits in each operation mode is set to "1", the value contained in the input data register (SIDR0/SIDR1) becomes invalid.

O Operation Mode 0 (Asynchronous, Normal Mode)

The reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1" when a stop bit is detected. If a reception error is detected, "1" is set to one of the reception error flag bits (PE, ORE, FRE).

O Operation Mode 1 (Asynchronous, Multiprocessor Mode)

The reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1" when a stop bit is detected. If a reception error is detected, "1" is set to either of the reception error flag bits (ORE, FRE). Parity errors cannot be detected.

O Operation Mode 2 (Synchronous, Normal Mode)

The reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1" when the last bit (D7) of receive data is detected. If a reception error is detected, "1" is set to the reception error flag bit (ORE). Parity and framing errors cannot be detected.




Figure 13.5-1 Reception Operation and Flag Set Timing

O Reception Interrupt Output Timing

When the reception data full flag bit (RDRF) of the status register (SSR0/SSR1) or the one of the reception error flag bits (PE, ORE, FRE) is set to "1" while the reception interrupt is enabled (SSR0/SSR1: RIE="1"), a reception interrupt request is output.

13.5.2 Transmission Interrupt Generation and Flag Set Timing

A transmission interrupt is output when send data is transferred from the output data register (SODR0/SODR1) to the transmission shift register and the next piece of data is ready to be written.

Transmission Interrupt Output and Flag Set Timing

The transmission data empty flag bit (TDRE) of the status register (SSR0/SSR1) is set to "1" when data written to the output data register (SODR0/SODR1) is transferred to the transmission shift register and the next piece of data is ready to be written. The transmission data empty flag bit (TDRE) is cleared to "0" when send data is written to the output data register (SODR0/SODR1).




Figure 13.5-2 Transmission Operation and Flag Set Timing

Transmission Interrupt Request Output Timing

When the transmission data empty flag bit (TDRF) of the status register (SSR0/SSR1) is set to "1" while the transmission interrupt is enabled (SSR0/SSR1: TIE="1"), a transmission interrupt request is output.

Note:

Because the transmission data empty flag bit (TDRF) of the status register (SSR0/SSR1) is set to "1" in the initial state, a transmission interrupt request is output when the transmission interrupt is enabled (SSR0/SSR1: TIE="1"). The transmission data empty flag bit (TDRE) is a read-only bit. Accordingly, the only way to clear it is to write new data to the output data register (SODR0/SODR1). Specify carefully the timing for enabling a transmission interrupt.

13.6 UART Baud Rates

One of the following can be selected as the UART transmitting/receiving block:

- Dedicated baud rate generator
- Internal clock (16-bit reload timer 0)
- External clock (clock input to the SCK0/SCK1 pin)

■ UART Baud Rate Selection

The baud rate selection circuit is designed as shown below. One of the following three types of baud rates can be selected:

O Baud Rates Determined Using the Dedicated Baud Rate Generator

UART has an internal dedicated baud rate generator. One of six baud rates can be selected using the mode control register (SMR0/1).

An asynchronous or clock synchronous baud rate is selected using the machine clock and CS2 to CS0 bits of the mode control register (SMR0/1) .

O Baud Rates Determined Using the Internal Timer

The internal clock supplied from 16-bit reload timer is used as is (synchronous) or by dividing it by 16 (asynchronous) for the baud rate. Any baud rate can be set by setting the reload value.

O Baud Rates Determined Using the External Clock

The clock input from the UART clock pulse input pins (P40/SCK0 and P62/SCK1) is used as is (synchronous) or by dividing it by 16 (asynchronous) for the baud rate. Any baud rate can be set externally.




Figure 13.6-1 Baud Rate Selection Circuit

13.6.1 Baud Rates Determined Using the Dedicated Baud Rate Generator

This section describes the baud rates that can be set when the clock from the dedicated baud rate generator is selected as the UART transfer clock.

■ Baud Rates Determined Using the Dedicated Baud Rate Generator

When the clock setting bits of the mode register (SMR0/SMR1) are set to "000_B-101_B", the baud rate is set by the dedicated baud rate generator.

When the transfer clock is generated by the dedicated baud rate generator, the machine clock is divided by the machine clock prescaler and then divided by using the transfer clock division ratio set by the clock selector. The machine clock division ratios are common to the asynchronous and synchronous baud rates, but the transfer clock division ratio is set by the clock setting bits (CS2 to CS0) of the mode register (SMR0/SMR1) separately for the asynchronous and synchronous baud rates.

The actual transfer ratio can be calculated by using the following formulas:

asynchronous baud rate= ϕ / (prescaler division ratio)/(asynchronous transfer clock division ratio)

synchronous baud rate= \(\phi \) (prescaler division ratio)/(synchronous transfer clock division ratio)

Division Ratios for the Prescaler (Common to Asynchronous and Synchronous Baud Rates)

As listed in Table 13.6-1 "Setting of Each Division Ratio by the Machine Clock Prescaler", the machine clock division ratio is set by the division ratio setting bits (DIV2 to DIV0) of the communication prescaler control register (CDCR0/CDCR1).

Table 13.6-1 Setting of Each Division Ratio by the Machine Clock Prescaler

| MD | DIV2 | DIV1 | DIV0 | Div |
|----|------|------|------|---------------------|
| 0 | - | - | - | Setting not allowed |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 2 |
| 1 | 0 | 1 | 0 | 3 |
| 1 | 0 | 1 | 1 | 4 |
| 1 | 1 | 0 | 0 | 5 |
| 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 1 | 0 | 7 |
| 1 | 1 | 1 | 1 | 8 |

Div: Mchine clock division ratio

O Synchronous Transfer Clock

The synchronous baud rate is set, as listed in Table 13.6-2 "Synchronous Baud Rate Setting", by the clock setting bits (CS2 to CS0) of the mode register (SMR0/SMR1).

Table 13.6-2 Synchronous Baud Rate Setting

| CS2 | CS1 | CS0 | Division ratio for CLK synchronization | Calculation formula |
|-----|-----|-----|--|---------------------|
| 0 | 0 | 0 | 2 Mbps | (φ / div)/1 |
| 0 | 0 | 1 | 1 Mbps | (φ / div)/2 |
| 0 | 1 | 0 | 500 kbps | (φ / div)/4 |
| 0 | 1 | 1 | 250 kbps | (φ / div)/8 |
| 1 | 0 | 0 | 125 kbps | (φ / div)/16 |
| 1 | 0 | 1 | 62.5 kbps | (φ / div)/32 |

However, the baud rate is calculated based on the values of ϕ (machine clock) = 16MHz and div (machine clock division ratio) = 8.

O Asynchronous Transfer Clock Division Ratios

Asynchronous baud rates is selected using the CS2 to CS0 bits of the mode control register (SMR0/1) as listed in Table 13.6-3 "Selection of Synchronous Baud Rate Division Ratios".

Table 13.6-3 Selection of Synchronous Baud Rate

| CS2 | CS1 | CS0 | Asynchronus (start-stop synchronization) | Calculation formula |
|-----|-----|-----|--|----------------------|
| 0 | 0 | 0 | 76,923 bps | (φ / div)/(8x13x2) |
| 0 | 0 | 1 | 38,461 bps | (φ / div)/(8x13x4) |
| 0 | 1 | 0 | 19,230 bps | (φ / div)/(8x13x8) |
| 0 | 1 | 1 | 9,615 bps | (φ / div)/(8x13x16) |
| 1 | 0 | 0 | 500 kbps | (φ / div)/(8x2x2) |
| 1 | 0 | 1 | 250 kbps | (φ / div)/(8x2x4) |

However, the baud rate is calculated based on the values of ϕ (machine clock) = 16MHz and div (machine clock division ratio) = 1.


13.6.2 Baud Rates Determined Using the Internal Timer (16-bit Reload Timer)

This section describes the settings used when the internal clock supplied from 16-bit reload timer is selected as the UART transfer clock. It also shows the baud rate calculation formulas.

■ Baud Rates Determined Using the Internal Timer (16-bit Reload Timer)

If the clock setting bits (CS2 to CS0) of the mode register (SMR0/SMR1) are set to "110B", the baud rate is set by the internal clock. The baud rate can be set by specifying the prescaler division ratio and reload value of the 16-bit reload timer.

Figure 13.6-2 Baud Rate Selection Circuit for the Internal Timer (16-Bit Reload Timer)



O Baud Rate Calculation Formulas

Asynchronous baud rate = $(\phi / N)/(16x2x (n+1))$ bps

Synchronous baud rate = $(\phi / N)/(2x (n+1))$ bps

N: Division ratio for the prescaler of 16-bit reload timer 0 (2^1 , 2^3 , or 2^5)

n: Reload value for 16-bit reload timer 0 (0 to 65535)

O Examples of Setting Reload Values (Machine Clock: 7.3728 MHz)

Table 13.6-4 Baud Rates and Reload Values

| | Reload value (n) | | | | | |
|-----------|--|--|--|---|--|--|
| Baud rate | | onous (start-stop onization) | Clock synchronous | | | |
| | N=2 ¹ (machine cycle divided by 2) | N=2 ³ (machine cycle divided by 8) | N=2 ¹ (machine cycle divided by 2) | N=2 ³ (machine cycle divided by 8) | | |
| 38400 | 2 | - | 47 | 11 | | |
| 19200 | 5 | - | 95 | 23 | | |
| 9600 | 11 | 2 | 191 | 47 | | |
| 4800 | 23 | 5 | 383 | 95 | | |
| 2400 | 47 | 11 | 767 | 191 | | |
| 1200 | 95 | 23 | 1535 | 383 | | |
| 600 | 191 | 47 | 3071 | 767 | | |
| 300 | 383 | 95 | 6143 | 1535 | | |

N: Division ratio for the prescaler of 16-bit reload timer 0

Note:

Specify 1/2 of the system clock as the transfer rate in operation mode 2 (CLK synchronous mode).

^{-:} Setting not allowed

13.6.3 Baud Rates Determined Using the External Clock

This section describes the settings used when the external clock is selected as the UART transfer clock. It also shows the baud rate calculation formulas.

■ Baud Rates Determined Using the External Clock

The following three settings are required to select the baud rate determined by using the external clock:

- Write 111_B to the CS2 to CS0 bits of the mode control register (SMR0/1) to select the baud rate determined by using the external clock input.
- Set the P40/SCK0 and P62/SCK1 pins as input ports (DDR4: bit 0 = 0 and DDR6: bit 2 = 0).
- Write 0 to the SCKE bit of the mode control register (SMR0/1) to set the pin as an external clock input pin.

As shown in Figure 13.6-3 "Baud Rate Selection Circuit for the External Clock", a baud rate is selected using the external clock input from the SCK0/1 pin. To change the baud rate, the external input clock cycle must be changed because the internal division ratio is fixed.

SMR0/1 : CS2 to 0="111B"
(Select the external clock.)

Clock selector

P40/SCK0
P62/SCK1

Pin

1/1 (synchronous)
1/16 (asynchronous)
Baud rate

SMR0/1 MD1
(Synchronous/asynchronous selection)

Figure 13.6-3 Baud Rate Selection Circuit for the External Clock

O Baud Rate Calculation Formulas

asynchronous baud rate = f/16 bps synchronous baud rate = f bps

f: External clock (up to 2 MHz)

13.7 Operation of UART

UART operates in operation modes 0 and 2 for normal bidirectional serial communication and in operation mode 1 for master-slave communication.

■ Operation of UART

O Operation modes

There are three UART operation modes: modes 0 to 2. As listed in Table 13.7-1 "UART Operation Mode", an operation mode can be selected according to the inter-CPU connection method and data transfer mode.

Table 13.7-1 UART Operation Mode

| | | Data I | ength | | | |
|----------------|---------------------|--|-------|---------------------------|---------------------------|--|
| Operation mode | | on mode When When parity is disabled enabled | | Synchroni- zation mode | Stop bit length | |
| 0 | Normal mode | 7 or 8 bits | | Asynchronous | 1 or 2 bits ^{*2} | |
| 1 | Multiprocessor mode | 8+1 ^{*1} - | | Asynchronous | | |
| 2 | Normal mode | 8 | - | Synchronous | None | |

^{-:} Setting not possible

Note:

Operation mode 1 of UART is used only from the master system during master-slave connection.

Inter-CPU Connection Method

One-to-one connection (normal mode) and master-slave connection (multiprocessor mode) can be selected. For either connection method, the data length, whether to enable parity, and the synchronization method must be common to all CPU. Select an operation mode as follows:

- In the one-to-one connection method, operation mode 0 or 2 must be used in the two CPUs.
 Select operation mode 0 for asynchronous transfer mode and operation mode 2 for synchronous transfer mode.
- Select operation mode 1 for the master-slave connection method and use it from the master system. Select "When parity is disabled" for this connection method.

Synchronization Method

Asynchronous mode (start-stop synchronization) or clock synchronous mode can be selected in any operation mode.

^{*1: &}quot;+1" indicates the address/data selection bit (A/D) for communication control.

^{*2:} During reception, only one stop bit can be detected.

O Signal Method

UART can treat data only in non-return to zero (NRZ) format.

Operation Enable

UART controls both transmission and reception using the control register (SCR0/SCR1) with its transmission enable bit (TXE) and reception enable bit (RXE). If any of the operations is disabled during operation, the following will occur:


- If reception operation is disabled during reception (data is input to the reception shift register), finish frame reception and store the received data in the input data register (SIDR0/1). Then stop the reception operation.
- If the transmission operation is disabled during transmission (data is output from the transmission shift register), wait until there is no data in the output data register (SIDR0/1) before stopping the transmission operation.
- When mode 1 is selected for URAT, the received data bit 9 is ignored.

13.7.1 Operation in Asynchronous Mode (Operation Modes 0 and 1)

When UART is used in operation mode 0 (normal mode) or operation mode 1 (multiprocessor mode), asynchronous transfer mode is selected.

Operation in Asynchronous Mode

Figure 13.7-1 Block Diagram in Asynchronous Mode (Operation Mode 0/1)




Transfer Data Format

Transfer data always starts with the start bit ("L" level) and ends with the stop bit ("H" level). The data of the specified data bit length is transferred in "LSB first."

 In operation mode 1, the data is fixed to eight bits with an address/data setting bit (A/D) bit instead of a parity bit.

Figure 13.7-2 Transfer Data Format (Operation Modes 0 and 1)



O Transmission Operation

When the transmission data empty flag bit (TDRE) of the status register (SSR0/SSR1) is set to "1", send data is written to the output data register (SODR0/SODR1). If the transmission is enabled (SCR0/SCR1: TXE="1"), data is sent.

When the send data is transferred to the transmission shift register and transmission is started, the transmission data empty flag bit (TDRE) of the status register (SSR0/SSR1) is set to "1" again so that the next piece of send data can be set. If the transmission interrupt request output is enabled (SSR0/SSR1: TIE="1"), a transmission interrupt request is output so that send data is set to the output data register (SODR0/SODR1). The transmission data empty flag bit (TDRE) is cleared to "0" after writing the send data to the output data register (SODR0/SODR1).

Reception Operation

If the reception is enabled (SCR0/SCR1: RXE="1"), reception operation is always performed. When a start bit is detected, one frame of data is received in accordance with the data format specified in the control register (SCR0/SCR1). When reception of one frame is completed, if a reception error occurs, one of the reception error flag bits (PE, ORE, FRE) of the status register (SSR0/SSR1) is set to "1" and then the reception data full flag bit (RDRF) is set to "1". If the reception interrupt request output is enabled (SSR0/SSR1: RIE="1"), a reception interrupt request is output. Check each of the reception error flag bits (PE, ORE, FRE) of the status register (SSR0/SSR1). If no error occurred in reception, read the input data register (SIDR0/SIDR1). If an error has occurred, take the appropriate measures to deal with the error. The reception data full flag bit (RDRF) is cleared to "0" after reading receive data from the input data register (SIDR0/SIDR1).

O Stop Bit

One or two stop bits can be set for transmission. The receiving side always evaluates the first one bit.

O Error Detection

- In operation mode 0, parity, overrun, and framing errors can be detected.
- In operation mode 1, overrun and framing errors can be detected, but parity errors cannot be detected.

Parity

Parity can be used only in operation mode 0. The parity presence/absence can be set in the parity enable bit (PEB) of the control register (SCR0/SCR1) and even parity/odd parity can be set in the parity setting bit (P). Parity cannot be used in operation mode 1.





Figure 13.7-3 Transmission Data when Parity is Enabled

13.7.2 Operation in Synchronous Mode (Operation Mode 2)

When UART is used in operation mode 2 (normal mode), the synchronous transfer mode is selected.

■ Operation in Synchronous Mode (Operation Mode 2)


Figure 13.7-4 Block Diagram in Synchronous Mode (Operation Mode 2)



O Transfer Data Format

In synchronous mode, 8-bit data is transferred in LSB first mode.

Figure 13.7-5 Transfer Data Format (Operation Mode 2)



O Clock Supply

In clock synchronous (I/O extended serial) mode, as many clocks as the number of transmission/reception bits need to be supplied.

- If the internal clock is selected, a data reception synchronous clock is generated when data is received.
- If an external clock is selected, a clock for exactly one byte needs to be supplied from an
 external source after making sure that the output data register (SODR0/SODR1) on the
 sending side UART contains data (SSR0/SSR1: TDRE="0"). The mark level "H" must be
 retained before transmission starts and after it is completed.

O Error Detection

Only overrun errors can be detected, and parity and framing errors cannot be detected.

Initialization

The following shows the values to be set to use synchronous mode:

[Mode register (SMR0/SMR1)]

MD1, MD0: Set "10_B".

CS2, CS1, CS0: Specify the clock input of the clock selector.

SCKE: Set "1" for the dedicated baud rate generator or the internal clock. Set "0" for the clock output or an external clock.

SOE: Set "1" for transmission. Set "0" for reception.

[Control register (SCR0/SCR1)]

PEN: Set "0".

P, SBL, A/D: These bits make no sense.

CL: Set "1" (8-bit data).

REC: Set "0" (Clear all error flags for initialization).

RXE, TXE: Set "1" to either of the bits.

[Status register (SSR0/SSR1)]

RIE: Set "1" to use interrupts and "0" to not use interrupts.

TIE: Set "1" to use interrupts and "0" to not use interrupts.

O Communication Start

Write data to the output data register (SODR0/SODR1) start communication. Note that the receiving side must also write send data to the output data register (SODR0/SODR1) to start communication.

O Communication End

The reception data full flag bit (RDRF) of the status register (SSR0/SSR1) is set to "1" when transmission or reception of one frame of data is completed. When receiving data, check the overrun error flag bit (ORE) to see if the communication has been normally executed.

13.7.3 Bidirectional Communication Function (Normal Mode)

In operation mode 0 or 2, serial bidirectional communication (one-to-one connection) is available. Select operation mode 0 for asynchronous communication and operation mode 2 for synchronous communication.

■ Bidirectional Communication Function

The settings shown in Figure 13.7-6 "Settings for UART1 Operation Mode 0" are required to operate UART1 in normal mode (operation mode 0 or 2).


bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit3 bit2 bit0 bit6 bit5 bit4 bit1 SCR0/SCR1 PEN Ρ SBL AD REC RXE MD1 MD0 CS1 SCKE SOE CL TXE CS2 CS₀ SMR0/SCR1 Mode 0 0 0 0 0 0 SSR0/SSR1 Set conversion data (during writin). SIDR0/SIDR1 PΕ ORE FRE RDRFTDRE BDS TIE SIDKU/SIDK... SODR0/SODR1 Mode 0 RIE 0 Mode 2 0 (0) (0) DDR6 Δ (iii): bit used DDR4 Bit not used : Set 1. Set 0.

Figure 13.7-6 Settings for UART1 Operation Mode 0

O Inter-CPU Connection

As shown in Figure 13.7-7 "Connection Example of UART1 Bidirectional Communication", interconnect two CPU.

Figure 13.7-7 Connection Example of UART1 Bidirectional Communication



Communication Procedure

Communication starts from the transmitting system when transmission data has been prepared. An ANS is returned periodically (byte by byte in this example) when the receiving system receives transmission data.




Figure 13.7-8 Example of Bidirectional Communication Flowchart

13.7.4 Master-slave Communication Function (Multiprocessor Mode)

With UART, communication with multiple CPU connected in master-slave mode is available. However, UART can be used only from the master system.

■ Master-slave Communication Function

The settings shown in Figure 13.7-9 "Settings for UART1 Operation Mode 1" are required to operate UART1 in multiprocessor mode (operation mode 1).

bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 SCR0/SCR1 PEN SBL CL AD REC RXE TXE MD1 MD0 CS2 CS0 SCKE SOE CS1 SMR0/SMR1 X 1 0 0 0 0 0 0 0 1 0 0 0 0 0 SSR0/SSR1 Set transmission data (during writing). Retain receive data (during reading). PΕ ORE FRE RDRF TDRE BDS RIE TIE SIDR0/SIDR1 SODR0/SODR1 DDR6 Δ \times : Bit not used 1 : Set 1. 0 : Set 0. \triangle : Set 0 to use an input pin.

Figure 13.7-9 Settings for UART1 Operation Mode 1

O Inter-CPU Connection

As shown in Figure 13.7-10 "Connection Example of UART Master-Slave Communication", a communication system consists of one master CPU and multiple slave CPU connected to two communication lines. UART1 can be used only from the master CPU.

SOT0/SOT1
SIN0/SIN1

Master CPU

SOT0/ SIN0/
SOT1 SIN1

Slave CPU #0

Slave CPU #1

Figure 13.7-10 Connection Example of UART Master-Slave Communication

O Function Selection

Select the operation mode and data transfer mode for master-slave communication as shown in Table 13.7-2 "Selection of the Master-Slave Communication Function".

Table 13.7-2 Selection of the Master-Slave Communication Function

| | Operation mode | | | | Synahrani | | |
|------------------------------------|----------------|--------------|-------------------------------|--------|-----------------------------|-------------|--|
| | Master CPU | Slave CPU | Data | Parity | Synchroni- zation method | Stop bit | |
| Address transmission and reception | Operation | | A/D="1" + 8-bit address | N | Agyrahranaya | 1 or 2 bits | |
| Data transmission and reception | mode 1 | - | A/D="0" + 8-bit address | None | Asynchronous | 1 OI Z DIIS | |

Communication Procedure

When the master CPU transmits address data, communication starts. The A/D bit in the address data is set to 1, and the communication destination slave CPU is selected. Each slave CPU checks the address data using a program. When the address data indicates the address assigned to a slave CPU, the slave CPU communicates with the master CPU (ordinary data).




Figure 13.7-11 Master-Slave Communication Flowchart

13.8 Notes on Using UART

Notes on using UART are given below.

■ Notes on Using UART

Enabling Operations

UART has the transmission enable bit (TXE) and reception enable bit (RXE) in the control register (SCR0/SCR1). Both transmission and reception operations need to be enabled before starting transfer because the transmission/reception enable bits (TXE/RXE) are set to "0" in the initial state. The transfer can also be canceled by disabling the transmission/reception as required.

O Communication Mode Setting

Set the communication mode while the system is not operating. If the mode is set during transmission or reception, the transmission or reception data is not guaranteed.

O Synchronous Mode

UART clock synchronous mode (operation mode 2) uses clock control (I/O extended serial) mode, in which start and stop bits are not added to the data.

Transmission Interrupt Enabling Timing

The default (initial value) of the transmission data empty flag bit (SSR0/1: TDRE) is 1 (no transmission data and transmission data write enable state). A transmission interrupt request is generated as soon as the transmission interrupt requests are enabled (SSR0/1: TIE=1). Be sure to set the TIE flag to 1 after setting the transmission data.

O Reception in Operation Mode 1 (Multiprocessor Mode)

In operation mode 1 (multiprocessor mode) of UART, the 9-bit receive operation cannot be performed.

CHAPTER 13 UART

CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT

This chapter describes the functions and operation of the DTP/external interrupt circuit.

- 14.1 "Overview of the DTP/External Interrupt Circuit"
- 14.2 "Configuration of the DTP/External Interrupt Circuit"
- 14.3 "DTP/External Interrupt Circuit Pins"
- 14.4 "DTP/External Interrupt Circuit Registers"
- 14.5 "Operation of the DTP/External Interrupt Circuit"
- 14.6 "Usage Notes on the DTP/External Interrupt Circuit"
- 14.7 "Sample Programs for the DTP/External Interrupt Circuit"

14.1 Overview of the DTP/External Interrupt Circuit

The data transfer peripheral (DTP)/external interrupt circuit detects interrupt request input from the external interrupt input pins (INT7 to INT0) to output interrupt requests.

■ DTP/External Interrupt Circuit Functions

The DTP/external interrupt circuit function outputs an interrupt request when it detects an edge or level signal input to the external interrupt input pins (INT7 to INT0).

When an interrupt request is accepted by the CPU and the extended intelligent I/O service (El^2OP) is enabled, the automatic data transfer (DTP function) is performed by El^2OP before branching to the interrupt processing routine. If El^2OP is disabled, the automatic data transfer (DTP function) by El^2OP is not activated; instead, direct branching to the interrupt processing routine takes place.

Table 14.1-1 Overview of the DTP/External Interrupt Circuit

| | External interrupt function | DTP function | | |
|----------------------|---|---|--|--|
| Input pins | Eight (P10/INT0 to P16/INT6 and P | 63/INT7/DTTI) | | |
| Interrupt cause | By using the request level setting register (ELVR), the detection level or edge type can be set for each pin. | | | |
| | Input of the "L" level/"H" level/rising edge/falling edge | | | |
| Interrupt number | #25 (19 _H) - #28 (1C _H) | | | |
| Interrupt control | The output of interrupt requests is enabled and disabled using the DTP/interrupt enable register (ENIR). | | | |
| Interrupt flag | Interrupt causes are stored in the DTP/interrupt cause register (EIRR). | | | |
| Processing selection | El^2OS is disabled (ICR: ISE = 0). | EI^2OS is enabled (ICR: ISE = 1). | | |
| Processing | The circuit branches to an external interrupt processing routine. | Branching to the interrupt processing routine after automatic data transfer by EI ² OS | | |

ICR: Interrupt control register

■ Interrupt of the DTP/external interrupt circuit and El²OS

Table 14.1-2 Interrupt of the DTP/External Interrupt Circuit and El²OS

| Channel | Interrupt | Interrupt control register | | Ved | E1200 | | |
|-----------|------------------------|----------------------------|---------------------|---------------------|---------------------|---------------------|--------------------|
| Channel | number | Register name | Address | Lower | Upper | Bank | El ² OS |
| INT0/INT1 | #25 (19 _H) | ICR07 | 0000B7 _H | FFFF98 _H | FFFF99 _H | FFFF9A _H | |
| INT2/INT3 | #26 (1A _H) | | | FFFF94 _H | FFFF95 _H | FFFF96 _H | Δ |
| INT4/INT5 | #27 (1B _H) | ICR08 | 0000B8 _H | FFFF90 _H | FFFF91 _H | FFFF92 _H | |
| INT6/INT7 | #28 (1C _H) | | | FFFF8C _H | FFFF8D _H | FFFF8E _H | |


 $[\]triangle$: Available when not using an interrupt request that shares the ICR07 and ICR08 registers.

14.2 Configuration of the DTP/External Interrupt Circuit

The DTP/external interrupt circuit consists of four blocks:

- DTP/interrupt input detection circuit
- Request level setting register (ELVR)
- DTP/interrupt cause register (EIRR)
- DTP/interrupt enable register (ENIR)
- Block Diagram of the DTP/External Interrupt Circuit

Figure 14.2-1 Block Diagram of the DTP/External Interrupt Circuit



O DTP/external interrupt input detection circuit

Upon detecting a match of the signal input to an external interrupt input pin (INT7 to INT0) and the level or edge specified in the request level setting register (ELVR), the DTP/external interrupt cause flag bit (EIRR: ER7 to ER0) corresponding to the external interrupt input pin (INT7 to INT0) is set to "1".

O Request level setting register (ELVR)

This register sets the detection condition (level or edge) of interrupt requests for each external interrupt input pin (INT7 to INT0).

O DTP/interrupt cause register (EIRR)

This register retains and clears interrupt causes.

○ DTP/interrupt enable register (ENIR)

This register enables/disables interrupt requests for each external interrupt input pin (INT7 to INT0).

14.3 DTP/External Interrupt Circuit Pins

This section describes the DTP/external interrupt circuit pins and provides a pin block diagram.

■ DTP/External Interrupt Circuit Pins

The DTP/external interrupt circuit pins are also used as I/O ports.

Table 14.3-1 DTP/External Interrupt Circuit Pins

| Pin name | Function | I/O format | Pull-up resistor | Standby control | Setting required to use pins |
|-------------|---|----------------------|---------------------|-----------------|--|
| P10/INT0 | Port 1 input- output/external | CMOS output/ CMOS | Not provided | Not provided | Set the pin as an input port (DDR1: bit8 = 0) |
| P11/INT1 | interrupt input | hysteresis input | | | Set the pin as an input port (DDR1: bit9 = 0) |
| P12/INT2 | | | | | Set the pin as an input port (DDR1: bit10 = 0) |
| P13/INT3 | | | | | Set the pin as an input port (DDR1: bit11 = 0) |
| P14/INT4 | | | | | Set the pin as an input port (DDR1: bit12 = 0) |
| P15/INT5 | | | | | Set the pin as an input port (DDR1: bit13 = 0) |
| P16/INT6 | | | | | Set the pin as an input port (DDR1: bit14 = 0) |
| P63/INT7 | Port 6 input- output/external interrupt input/ Dead Time Timer Interrupt Input | | | | Set the pin as an input port (DDR6: bit3 = 0) |

■ Block Diagram of the DTP/External Interrupt Circuit Pins

Built-in pull-up **RDR** resistor Internal data bus External interrupt input -PDR read Input buffer I/O **PDR** evaluation Port-1 pin circuit Output buffer PDR write Port-6 pin DDR Standby control (LPMCR:SPL="1") Standby control: Stop mode and LPMCR: SPL="1" Built-in pull-up resistor: For port 1


Figure 14.3-1 Block Diagram of the DTP/External Interrupt Circuit Pins

14.4 DTP/External Interrupt Circuit Registers

This section describes IDTP/external interrupt circuit registers.

■ DTP/External Interrupt Circuit register

Figure 14.4-1 DTP/External Interrupt Circuit Registers



14.4.1 DTP/Interrupt Cause Register (EIRR)

The DTP/interrupt cause register (EIRR) stores and clears interrupt causes.

■ DTP/Interrupt Cause Register (EIRR)

Figure 14.4-2 DTP/Interrupt Cause Register (EIRR)




Table 14.4-1 Function Description of Each Bit of the DTP/Interrupt Cause Register (EIRR)

| | Bit | name | Function |
|-------|------|---|--|
| bit15 | ER7: | External interrupt request flag bit | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB7, LA7) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT7). When this bit is set to "1" while the external interrupt request enable bit (EN7) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit14 | ER6: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB6, LA6) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT6). When this bit is set to "1" while the external interrupt request enable bit (EN6) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit13 | ER5: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB5, LA5) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT5). When this bit is set to "1" while the external interrupt request enable bit (EN5) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit12 | ER4: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB4, LA4) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT4). When this bit is set to "1" while the external interrupt request enable bit (EN4) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |

Table 14.4-1 Function Description of Each Bit of the DTP/Interrupt Cause Register (EIRR) (Continued)

| | Bit | name | Function |
|-------|------|-------------------------------------|--|
| bit11 | ER3: | External interrupt request flag bit | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB3, LA3) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT3). When this bit is set to "1" while the external interrupt request enable bit (EN3) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit10 | ER2: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB2, LA2) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT2). When this bit is set to "1" while the external interrupt request enable bit (EN2) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit9 | ER1: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB1, LA1) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT1). When this bit is set to "1" while the external interrupt request enable bit (EN1) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |
| bit8 | ER0: | | This bit is a flag that requests an interrupt. This bit is set to "1" when the level or edge signal set in the external interrupt request detection condition setting bit (LB0, LA0) of the request level setting register (ELVR) is detected in the external interrupt input pin (INT0). When this bit is set to "1" while the external interrupt request enable bit (EN0) of the DTP/external interrupt enable register (ENIR) is set to "1", an interrupt request is output. When this bit is "0", the interrupt request is cleared. When this bit is "1", operation is not affected. |

Reference:

When the extended intelligent I/O service (EI^2OS) is activated as a DTP function, the corresponding external interrupt request flag bit (ER7 to ER0) is cleared to "0" when the transfer of one piece of data is completed.

Note:

When setting an external interrupt request flag bit (ER7 to ER0) to "0", be sure to set the bit from which "1" is read by software to "0". If an external interrupt request flag bit (ER7 to ER0) is set to "1" by hardware when setting it to "0", it will be cleared to "0".

14.4.2 DTP/Interrupt Enable Register (ENIR)

The DTP/interrupt enable register (ENIR) enables/disables an external interrupt request for each external interrupt pin (INT7 to INT0).

■ DTP/Interrupt Enable Register (ENIR)

Figure 14.4-3 DTP/Interrupt Enable Register (ENIR)




Table 14.4-2 Function Description of Each Bit of the DTP/Interrupt Enable Register (ENIR)

| | Bit | name | Function |
|------|------|--|---|
| bit7 | EN7: | External Interrupt request enable bit | This bit enables an interrupt request. When the external interrupt request flag bit (ER7) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit6 | EN6: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER6) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit5 | EN5: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER5) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit4 | EN4: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER4) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit3 | EN3: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER3) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit2 | EN2: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER2) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit1 | EN1: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER1) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |
| bit0 | EN0: | | This bit enables an interrupt request. When the external interrupt request flag bit (ER0) of the DTP/interrupt cause register (EIRR) is set to "1" while this bit is set to "1", an interrupt request is output. |

Reference:

To use an external interrupt input pin (INT7 to INT0) that also serves as an I/O port, set the bit that also serves the corresponding I/O port of the port direction register (DDR) to "0" to use the pin as an input port.

The states of the external interrupt input pins (INT7 to INT0) can be read directly using the port data register (PDR) regardless of the states of the external interrupt request enable bits (ENIR: EN7 to EN0).

External interrupt request flag bits (ER7 to ER0) of the DTP/interrupt cause register (EIRR) are set to "1" regardless of the values of the external interrupt request enable bits (ENIR: EN7 to EN0) when a DTP/external interrupt request signal is detected.

CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT

Table 14.4-3 Correspondence between the DTP/Interrupt Control Registers (EIRR and ENIR) and Each Channel

| DTP/external interrupt pin | Interrupt number | External interrupt request flag bit (EIRR) | External interrupt request enable bit (ENIR) |
|-------------------------------|------------------------|--|--|
| P63/INT7 | #28 (1C _H) | ER7 | EN7 |
| P16/INT6 | #20 (10 _H) | ER6 | EN6 |
| P15/INT5 | #27 (1B \ | ER5 | EN5 |
| P14/INT4 | #27 (1B _H) | ER4 | EN4 |
| P13/INT3 | #26 (1 //) | ER3 | EN3 |
| P12/INT2 | #26 (1A _H) | ER2 | EN2 |
| P11/INT1 | #25 (10.) | ER1 | EN1 |
| P10/INT0 | #25 (19 _H) | ER0 | EN0 |

14.4.3 Request Level Setting Rregister (ELVR)

The request level setting register (ELVR) sets the detection condition (level or edge) for interrupt requests for each external interrupt input pin (INT7 to INT0).

■ Request Level Setting Register (ELVR)

bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit6 bit5 bit3 bit2 bit1 bit0 Initial value 000033н (Upper) (Upper) 0 0 0 0 0 0 0 0 B LB7 LA7 LB6 LA6 LB5 LA5 LB4 LB3 LA3 LB2 LA2 LB1 LA1 LB0 LA0 LA4 000032н (Lower) (Lower) 0000000B R/W LB7 LA7 to LA0 to LB0 External interrupt request detection selection bits 0 0 The L level is to be detected. 0 The H level is to be detected. 1 A rising edge is to be detected. R/W : Read/write enabled A falling edge is to be detected. : Initial value

Figure 14.4-4 Request Level Setting Register (ELVR)

Table 14.4-4 Function Description of Each Bit of the Request Level Setting Register (ELVR)

| | В | it name | Function |
|-------|------|---|---|
| Bit15 | LB7: | External interrupt | This bit is used to set the detection condition (level or edge) for interpret to a set of the detection condition (level or edge) for |
| bit14 | LA7: | request detection condition setting bit | interrupt requests from the signal input to the external interrupt input pin (INT7). |
| bit13 | LB6: | | This bit is used to set the detection condition (level or edge) for |
| bit12 | LA6: | | interrupt requests from the signal input to the external interrupt input pin (INT6). |
| bit11 | LB5: | | This bit is used to set the detection condition (level or edge) for interrupt requests from the signal input to the outernal interrupt input. |
| bit10 | LA5: | | interrupt requests from the signal input to the external interrupt input pin (INT5). |
| bit9 | LB4: | | This bit is used to set the detection condition (level or edge) for |
| bit8 | LA4: | | interrupt requests from the signal input to the external interrupt input pin (INT4). |
| bit7 | LB3: | | This bit is used to set the detection condition (level or edge) for |
| bit6 | LA3: | | interrupt requests from the signal input to the external interrupt input pin (INT3). |
| bit5 | LB2: | | This bit is used to set the detection condition (level or edge) for |
| bit4 | LA2: | | interrupt requests from the signal input to the external interrupt input pin (INT2). |
| bit3 | LB1: | | This bit is used to set the detection condition (level or edge) for |
| bit2 | LA1: | | interrupt requests from the signal input to the external interrupt input pin (INT1). |
| bit1 | LB0: | | This bit is used to set the detection condition (level or edge) for interrupt requests from the signal input to the external interrupt input |
| bit0 | LA0: | | pin (INT0). |

Reference:

When the detection signal set in the request level setting register (ELVR) is input to an external interrupt input pin (INT7 to INT0), the external interrupt request flag bit (EIRR: ER7 to ER0) of the corresponding pin is set to "1" regardless of the setting in the DTP/interrupt enable register (ENIR).

Table 14.4-5 Correspondence between Request Level Setting Register (ELVR) and Each Channel

| External interrupt input pin | Interrupt number | Bit name |
|------------------------------|--------------------------|----------|
| P63/INT7 | #28 (1C _H) | LB7, LA7 |
| P16/INT6 | #20 (TO _H) | LB6, LA6 |
| P15/INT5 | #27 (1P.) | LB5, LA5 |
| P14/INT4 | - #27 (1B _H) | LB4, LA4 |
| P13/INT3 | #26 (1 /) | LB3, LA3 |
| P12/INT2 | - #26 (1A _H) | LB2, LA2 |
| P11/INT1 | #25 (19 _H) | LB1, LA1 |
| P10/INT0 | | LB0, LA0 |

14.5 Operation of the DTP/External Interrupt Circuit

The DTP/external interrupt circuit provides the external interrupt function and the DTP function. This section describes the settings required for each function and the operation of the circuit.

Setting the DTP/External Interrupt Circuit

Figure 14.5-1 "DTP/External Interrupt Circuit" shows the settings required to operate the DTP/external interrupt circuit.

bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 ICR07(Upper) lics3|ics2|ics1|ics0| IL2 IL1 IL0 ICS3 ICS2 ICS1 ICS0 ISE IL2 IL1 IL0 /ICR08(Lower) 0 0 0 0 0 0 For the external interrupt function 0 0 0 1 0 0 0 0 0 0 0 For the DTP function 1 **EIRR** ER7 ER6 ER5 ER4 ER3 | ER2 | ER1 | ER0 | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 EN1 EN0 /ENIR (0) (0) (0) (0) (0) (0) \bigcirc \bigcirc **ELVR** LB7 LA7 LB6 LA6 LB5 LA5 LB4 LA4 LB3 LA3 LB2 LA2 LB1 LA1 LB0 LA0 0 0 0 0 0 0 0 0 0 0 0 0 0 P16 P15 P14 P13 P12 P11 P10 P63 DDR1/DDR6 Δ Δ Δ Λ ©: Used ○: Set the bit corresponding to the bit used to 1. \triangle : Set the bit corresponding to the bit used to 0. 0 : Specifies 0. 1 : Specifies 1. - : Unused bit

Figure 14.5-1 DTP/External Interrupt Circuit

Set the DTP/external interrupt circuit registers in accordance with the following procedure because an interrupt request may be generated erroneously when setting them.

- 1. Set the DTP/interrupt enable register (ENIR) to "00_H" to disable interrupt requests.
- Set the interrupt detection condition to the external interrupt request detection condition setting bit (LB7 to LB0, LA7 to LA0) corresponding to the external interrupt input pin (INT7 to INT0) of the request level setting register (ELVR).
- Set the external interrupt request flag bit (ER7 to ER0) corresponding to the external
 interrupt input pin (INT7 to INT0) of the DTP/interrupt cause register (EIRR) to "0" to clear
 the interrupt request.
- 4. To enable an interrupt request, set the external interrupt request enable bit (EN7 to EN0) corresponding to the external interrupt input pin (INT7 to INT0) of the DTP/interrupt enable register (ENIR) to "1".

O Switching between the external interrupt function and the DTP function

Switching between the external interrupt function and the DTP function is set by the EI²OS enable bit (ISE) of the interrupt control register (ICR) corresponding to the interrupt cause to be used. When the EI²OS enable bit (ISE) is set to "1", the extended intelligent I/O service (EI²OS) is enabled, operating as the DTP function. When the EI²OS enable bit (ISE) is set to "0", the extended intelligent I/O service (EI²OS) is disabled, and the register operates as the external interrupt function.


■ Operation of the DTP/External Interrupt Circuit

Table 14.5-1 Control Bit and Interrupt Cause of the DTP/External Interrupt Circuit

| | DTP/external interrupt circuit |
|---------------------------------------|---|
| External interrupt request flag bit | EIRR: ER7 to ER0 |
| External interrupt request enable bit | ENIR: EN7 to EN0 |
| Interrupt cause | Input of an effective edge or level to pin INT7 to INT0 |

The DTP/external interrupt circuit outputs an interrupt request to the interrupt controller when, after operations are set to the request level setting register (ELVR), DTP/interrupt cause register (EIRR), and DTP/interrupt enable register (ENIR), the detection condition set in the request level setting register (ELVR) is input to the corresponding external interrupt input pin (INT7 to INT0). When the EI²OS enable bit (ICR: ISE) of the interrupt control register is "0", interrupt processing is performed. When the EI²OS enable bit (ICR: ISE) of the interrupt control register is "1", interrupt processing is performed after the extended intelligent I/O service processing (DTP processing) is executed.

Figure 14.5-2 DTP/External Interrupt Circuit






Figure 14.5-3 Flowchart of DTP/External Interrupt Circuit

14.5.1 External Interrupt Function

The DTP/external interrupt circuit has an external interrupt function that outputs an interrupt request when the input signal is input to an external interrupt input pin (INT7 to INT0).

■ External Interrupt Function

When the detection condition (level or edge) set in the request level setting register (ELVR) is input to an external interrupt input pin (INT7 to INT0), the external interrupt request flag bit (ER7 to ER0) corresponding to the pin of the DTP/external interrupt cause register (EIRR) is set to "1". If the external interrupt request enable bit (EN7 to EN0) corresponding to the external interrupt input pin (INT7 to INT0) of the DTP/external enable register (ENIR) is set to "1", an interrupt request is output to the interrupt controller. The interrupt controller determines the interrupt level (ICR: IL2 to IL0) of interrupt requests from peripheral functions (resources) and priorities when interrupt requests are output simultaneously. The CPU determines whether to accept an interrupt request based on the interrupt level mask register (PS: ILM) and interrupt enable flag (PS: CCR: I). When the CPU accepts an interrupt request, it performs interrupt processing before branching to the interrupt processing routine. In the interrupt processing program, set the corresponding external interrupt request flag bit (ER7 to ER0) to "0" and clear the interrupt request before returning from the interrupt using an interrupt return instruction.

Note:

When the interrupt processing program is activated, be sure to set the external interrupt request flag bit (EIRR: EN7 to EN0) that caused the activation to "0". It is not possible to return from an interrupt while the external interrupt request flag bit (EIRR: EN7 to EN0) is set to "1".

14.5.2 DTP Function

The DTP/external interrupt circuit has a DTP (Data Transfer Peripheral) function that detects the data transfer request signal input to an external interrupt input pin (INT7 to INT0) from external peripheral devices and activates the extended intelligent I/O service.

■ Operation of the DTP Function

The DTP function is a function for detecting the data transfer request signal input to an external interrupt input pin (INT7 to INT0) from external peripheral devices to automatically transfer data between memory and the peripheral devices.

The extended intelligent I/O service is activated by the external interrupt function. The operation of the DTP function is the same as that of the external interrupt function until an interrupt request is accepted by the CPU. If the El²OS operation is enabled (ICR: ISE="1"), El²OS is activated when an interrupt request is accepted to start data transfer. When the data transfer is completed, the descriptor is updated and the external interrupt request flag bit (EIRR: ER7 to ER0) is cleared to "0" to operate as the external interrupt function again. When the transfer by El²OS is completed, branching to the interrupt processing routine pointed to by the vector address of the external interrupt occurs. Peripheral devices that are externally connected should remove the cause input of the data transfer request signal (DTP cause) within three machine cycles after the first transfer started.




Figure 14.5-4 Example of Interfacing with External Peripheral Devices (Timing)




Figure 14.5-5 Example of Interfacing with External Peripheral Devices (Block Diagram)

14.6 Usage Notes on the DTP/External Interrupt Circuit

Notes on the signal to be input to the DTP/external interrupt circuit, release from standby mode, and interrupts are given below.

■ Usage Notes on the DTP/External Interrupt Circuit

O Conditions for external peripherals using the DTP function

To support the DTP function, peripheral devices that are externally connected must be able to automatically clear data transfer requests after transfer is carried out. If an externally connected peripheral device continues to output a transfer request longer than three machine cycles after the CPU started the transfer operation, the DTP/external interrupt circuit interprets the request as another transfer request and performs the data transfer operation again.

Input polarities of external interrupts

- If the request level setting register (ELVR) is set for edge detection, the pulse width of at least three machine cycles is required from the point of change of the input level to detect the input of an edge that is to become an interrupt request.
- If the request level setting register (ELVR) is set for level detection, and the level for interrupt request is input, the cause flip-flop in the DTP/interrupt cause register (EIRR) is set to "1" and retains the cause, as shown in Figure 14.6-1 "Clearing the Cause Retention Circuit When a Level is Specified". Thus, even if the interrupt cause is removed, the request to the interrupt controller remains active. To cancel the request to the interrupt controller, set the external interrupt request flag bits (EIRR: ER7 to ER0) to "0" to clear the cause flip-flop to "0", as shown in Figure 14.6-1 "Clearing the Cause Retention Circuit When a Level is Specified".

Figure 14.6-1 Clearing the Cause Retention Circuit When a Level is Specified





Figure 14.6-2 DTP/External Interrupt Cause and Interrupt Request When the Output of Interrupt Requests is Enbaled



Notes about interrupts

When the external interrupt function is used to branch to an interrupt processing routine, it is not possible to return from the interrupt processing program if an external interrupt request flag bit (EIRR: ER7 to ER0) is "1" and an external interrupt request enable bit (ENIR: EN7 to EN0) is "1". Be sure to clear the external interrupt request flag bits (EIRR: ER7 to ER0) to "0" in the processing program. (When using the DTP function, the external interrupt request flag bits (EIRR: ER7 to ER0) are cleared to "0" by EI²OS.)

If the register is set for level detection, it is not possible to return from the interrupt processing program when the level signal of an interrupt request is input to an external interrupt input pin (INT7 to INT0) because, even if an external interrupt request flag bit (EIRR: ER7 to ER0) is set to "0", it is set to "1" again. Thus, disable an interrupt request or remove the level signal for an interrupt request.

14.7 Sample Programs for the DTP/External Interrupt Circuit

This section contains sample programs for the external interrupt function and the DTP function.

■ Sample Program for the External Interrupt Function

Processing

The rising edge of the pulse input to the INTO pin is detected, and an external interrupt is generate.

Coding example

```
ICR07 EQU 0000B7H ;Interrupt control register for the DTP/
                                  external interrupt circuit
external interrupt circuit

DDR1 EQU 000011H ;Port 1 direction register

ENIR EQU 000030H ;DTP/interrupt enable register

EIRR EQU 000031H ;DTP/interrupt cause register

ELVRL EQU 000032H ;Request level setting register

ELVRH EQU 000033H ;Request level setting register

ERO EQU EIRR:0 ;INTO interrupt flag bit

ENO EQU ENIR:0 ;INTO interrupt enable bit
;-----Main program-------
       CSEG
START:
                                 ; Assumes that stack pointer (SP) has
                                   already been initialized.
       MOV I:DDR1,#0000000B;Sets DDR1 as an input port.
       AND CCR,#0BFH ;Disables interrupts.
MOV I:ICR07,#00H ;Interrupt level:0 (highest).
                                  Disables EI2OS.
                                 ;Disables INTO, using ENIR.
       MOV I:ELVR, #00000010B; Selects the rising edge for INTO.
       CLRB I:ERO ;Clears the cause for INTO using EIRR.
                             ;Enables INTO using ENIR.;Sets ILM in PS to level 7.;Enables interrupts.
       SETB I:ENO
       MOV ILM, #07H
             CCR,#40H
       OR
LOOP: MOV A, #00H
                                 ;Endless loop
       MOV A, #01H
       BRA LOOP
;-----Interrupt program------
                     ;Clears the interrupt request flag.
       CLRB ER0
       User processing
       :
       RETI
                                 ;Returns from interrupt.
CODE ENDS
;-----Vector setting------
```

14.7 Sample Programs for the DTP/External Interrupt Circuit

VECT CSEG ABS=0FFH
ORG 0FF98H ;Sets vector for interrupt #25 (19H).
DSL WARI
ORG 0FFDCH ;Sets reset vector.
DSL START
DB 00H ;Sets single-chip mode.

VECT ENDS
END START

■ Sample Program for the DTP Function

Processing

- The H level of the signal input to the INT0 pin is detected, and channel 0 of the extended intelligent I/O service (EI²OS) is activated.
- Data is output from RAM to port 0 by DTP processing (El²OS).

Coding example

```
ICR07 EQU 0000B7H
                               ;Interrupt control register for the DTP/
                                external interrupt circuit
DDR0 EOU 000010H
                               ;Port 0 direction register
DDR1 EQU 000011H
                             ;Port 1 direction register
                             ;DTP/interrupt enable register
ENIR EOU 000030H
EIRR EQU 000031H
ELVRL EQU 000032H
                               ;DTP/interrupt cause register
                         ;Request level setting register
;Request level setting register
;Request level setting register
;INTO interrupt flag bit
;INTO interrupt enable bit
;Buffer address pointer, lower
;Buffer address pointer, middle
;Buffer address pointer, upper
;EI OS status register
;I/O address register upper
ELVRH EQU 000033H
      EOU EIRR:0
ER0
      EQU ENIR:0
EN0
BAPL EQU 000100H
BAPM EQU 000101H
BAPH EQU 000102H
ISCS EQU 000103H
IOAL EQU 000104H
IOAH EOU 000105H
                             ;I/O address register, upper
DCTL EQU 000106H
                               ;Data counter, lower
DCTH EOU 000107H
                               ;Data counter, upper
CODE CSEG
START:
       :
                               ;Assumes that stack pointer (SP) has
                                already been initialized.
      MOV I:DDR0,#11111111B;Sets DDR0 as an output port.
      MOV
           I:DDR5, #0000000B; Sets DDR1 as an input port.
      AND CCR, #0BFH
                        ;Disables interrupts.
      MOV
           I:ICR07,#08H ;Interrupt level:0 (highest)
                               ; Enables EI2OS. Channel 0
                               ; Sets the address of the output data
      MOV
            BAPL,#00H
      MOV BAPM, #06H
      MOV BAPH, #00H
                               ;Byte transfer. I/O address fixed.
      VOM
            ISCS,#12H
                                Buffer address + 1.
                                Transfer from memory to I/O
            IOAL,#00H
IOAH,#00H
                               ; Address pointer specifies port0(PDR0) as
      MOV
      VOM
                                the transfer destination.
                               ; Number of transfers: 10
      MOV DCTL, #0AH
      MOV DCTH, #00H
                               ;Disables INTO using ENIR.
      CLRB I:ENO
      MOV I:ELVR, #00000001B; Selects H level for INTO.
      CLRB I:ERO ;Clears the cause of INTO using EIRR.
      SETB I:EN0
                             ; Enables INTO using ENIR.
                         ;Enables INTO using ENIR.
;Sets ILM in PS to level 7.
;Enables interrupts.
      MOV ILM,#07H
OR CCR,#40H
LOOP: MOV A,#00H
                               ;Endless loop
```

14.7 Sample Programs for the DTP/External Interrupt Circuit

```
MOV A,#01H
    BRA LOOP
                       ;
;-----Interrupt program------
WARI:
    CLRB I:ER0
                       ;Clears the interrupt request flag.
                       ;Switches the channel and changes the
    :
                       transfer address, if required.
                       ; Specifies processing again, such as the
   User processing
                       termination of EI2OS. To terminate the
                        processing, interrupts must be
                        disabled.
     :
                       ;Returns from the interrupt.
    RETI
CODE ENDS
;-----Vector setting------
VECT CSEG ABS=0FFH
    ORG OFF98H
                       ;Sets vector for interrupt #25 (19H).
    DSL WARI
    ORG OFFDCH
                      ;Sets reset vector.
    DSL START
    DB 00H
                   ;Sets single-chip mode.
VECT ENDS
    END START
```

CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT

CHAPTER 15 DELAYED INTERRUPT GEMERATOR MODULE

This chapter describes the functions and operation of the MB90560/565 series delayed interrupt generator module.


- 15.1 "Overview of the Delayed Interrupt Generator Module"
- 15.2 "Delayed Interrupt Cause/Cancel Register (DIRR)"
- 15.3 "Operation of the Delayed Interrupt Generator Module"
- 15.4 "Precautions to Follow when Using the Delayed Interrupt Generator Module"

15.1 Overview of the Delayed Interrupt Generator Module

The delayed interrupt generator module outputs interrupt requests for task switching. By using this module, interrupt requests for task switching can be output and canceled for the MB90560/565 series CPU via software.

■ Block Diagram of the Delayed Interrupt Generator Module

Figure 15.1-1 Block Diagram of the Delayed Interrupt Generator Module



15.2 Delayed Interrupt Cause/Cancel Register (DIRR)

This section explains the delayed interrupt cause/cancel register (DIRR).

■ Delayed Interrupt Cause/Cancel Register (DIRR)

Figure 15.2-1 Delayed Interrupt Cause/Cancel Register (DIRR)




Table 15.2-1 Functional Explanation of Each Bit of the Delayed Interrupt Cause/Cancel Register (DIRR)

| Bit name | | Function |
|---------------|---|--|
| bit15 to bit9 | -: Undefined bit | When these bits are read, the values are undefined.Writing to these bits does not affect operation. |
| bit8 | R0: Delayed interrupt request output bit | This bit sets the generation/cancel of a delayed interrupt request. When this bit is "1", a delayed interrupt request is output. When this bit is "0", the delayed interrupt request is cleared. When a reset is specified, interrupt causes are canceled (cleared to "0"). |

15.3 Operation of the Delayed Interrupt Generator Module

When the delayed interrupt request output bit (R0) of the delayed interrupt cause/cancel register (DIRR) is set to "1" using software, a delayed interrupt request is output to the interrupt controller.

Operation of the Delayed Interrupt Generator Module

When the delayed interrupt request output bit (R0) of the delayed interrupt cause/cancel register (DIRR) is set to "1" using software, an interrupt request is output to the interrupt controller. If interrupt requests other than the delayed interrupt have lower priorities or there is no interrupt request other than the delayed interrupt request, the interrupt controller outputs an interrupt request to the CPU. The CPU compares the interrupt request level with the interrupt level mask register (ILM) in the processor status register (PS). If the interrupt request level is higher than the interrupt level mask register (ILM), the hardware imbedded processing microprogram is activated after the instruction currently being executed is completed, to execute the delayed interrupt processing routine. If the delayed interrupt request output bit (R0) of the delayed interrupt cause/cancel register (DIRR) is set to "0" in the interrupt processing routine, the delayed interrupt cause is cleared and the task is switched.

Delayed interrupt generator module Interrupt controller MB90560/566 series CPU WRITE Other requests **ICRyy** IL CMP CMF **ICRxx ILM** DIRR NTA< DIRR: Delayed interrupt cause/cancel register : Interrupt level setting bit in the interrupt control register (ICR) : Interrupt level mask register in PS ILM CMP : Comparator ICR : Interrupt control register

Figure 15.3-1 Operation of the Delayed Interrupt Generator Module

15.4 Precautions to Follow when Using the Delayed Interrupt Generator Module

This section explains the precautions to follow when using the delayed interrupt generator module.

■ Precautions to Follow when Using the Delayed Interrupt Generator Module

O Delayed interrupt request

If the delayed interrupt request output bit (R0) of the delayed interrupt cause/cancel register (DIRR) is not set to "0" after interrupt processing is completed using an interrupt processing routine or while an interrupt processing routine is being executed, it is not possible to return from the interrupt processing.

CHAPTER 15 DELAYED INTERRUPT GEMERATOR MODULE

CHAPTER 16 8/10-BIT A/D CONVERTER

This chapter describes the functions and operation of the 8/10-bit A/D converter.

- 16.1 "Overview of the 8/10-Bit A/D Converter"
- 16.2 "Configuration of the 8/10-Bit A/D Converter"
- 16.3 "8/10-Bit A/D Converter Pins"
- 16.4 "8/10-Bit A/D Converter Registers"
- 16.5 "8/10-Bit A/D Converter Interrupts"
- 16.6 "Operation of the 8/10-Bit A/D Converter"
- 16.7 "Usage Notes on the 8/10-Bit A/D Converter"
- 16.8 "Sample Program 1 for the 8/10-Bit A/D Converter (Single Conversion Mode Using El²OS)"
- 16.9 "Sample Program 2 for the 8/10-Bit A/D Converter (Continuous Conversion Mode Using El²OS) "
- 16.10 "Sample Program 3 for the 8/10-Bit A/D Converter (Stop Conversion Mode Using El²OS)"

16.1 Overview of the 8/10-Bit A/D Converter

The 8/10-bit A/D converter has a function for converting the analog input voltage into a 10-bit or 8-bit value using the RC-type successive approximation conversion method.

■ Functions of the 8/10-Bit A/D Converter

The following shows the functions of the 8/10-bit A/D converter:

- The minimum conversion time is $6.13~\mu s$ (for a machine clock of 16 MHz; includes the sampling time).
- The minimum sampling time is 2.0 μs (for a machine clock of 16 MHz).
- The converter uses the RC-type successive approximation conversion method with a sample hold circuit.
- A resolution of 10 bits or 8 bits can be selected.
- The input signal can be set using a program from the 8-channel analog input pins.
- At the end of A/D conversion, an interrupt request can be generated and El²OS can be activated.
- If A/D conversion is performed while an interrupt is enabled, the conversion data protection function is activated.
- The conversion can be activated by software, 16-bit reload timer 1 output (rising edge), and 16-bit free-running timer zero detection edge.

Table 16.1-1 "8/10-bit A/D Converter Conversion Modes" lists four types of conversion modes.

Table 16.1-1 8/10-bit A/D Converter Conversion Modes

| Conversion mode | Single conversion | Scan conversion |
|--|---|---|
| Single conversion mode 1 Single conversion mode 2 | Converts the input of a specified channel (single channel) just once. | Converts the inputs of two or more consecutive channels (up to eight channels) just once. |
| Continuous conversion mode | Converts the input of a specified channel (single channel) repeatedly. | Converts the inputs of two or more consecutive channels (up to eight channels) repeatedly. |
| Stop conversion mode | Converts the input of a specified channel (single channel), after which it is on standby for the next activation. | Converts the inputs of two or more consecutive channels (up to eight channels) just once, after which it is on standby for the next activation. |

■ 8/10-Bit A/D Converter Interrupts and El²OS

Table 16.1-2 8/10-Bit A/D Converter Interrupts and El²OS

| | Interrupt control register | | Vector table address | | | |
|------------------------|----------------------------|---------------------|----------------------|---------------------|---------------------|--------------------|
| Interrupt No. | Register name | Address | Lower | Upper | Bank | El ² OS |
| #11 (0B _H) | ICR00 | 0000B0 _H | FFFFD0 _H | FFFFD1 _H | FFFFD2 _H | 0 |

O: Available

16.2 Configuration of the 8/10-Bit A/D Converter

The 8/10-bit A/D converter has nine blocks:

- A/D control status register (ADCS0/ADCS1)
- A/D data register (ADCR0/ADCR1)
- Clock selector (Input clock selector for activating A/D conversion)
- Decoder
- Analog channel selector
- Sample hold circuit
- D/A converter
- Comparator
- Control circuit

■ Block Diagram of the 8/10-Bit A/D Converter




Figure 16.2-1 Block Diagram of the 8/10-Bit A/D Converter

O A/D control status register (ADCS0/ADCS1)

The A/D control status register (ADCS0) sets A/D conversion mode and the A/D conversion start/end channel.

The A/D control status register (ADCS1) sets the A/D conversion activation trigger and enable/ disable of interrupt requests and checks the interrupt request status and whether the A/D conversion has halted/is in progress.

○ A/D data register (ADCR0/ADCR1)

This register stores the results of A/D conversion. It also sets the resolution for A/D conversion, sampling time during A/D conversion, and compare time during A/D conversion.

Clock selector

The clock selector selects the clock for activating A/D conversion. Either 16-bit reload timer channel 1 output or 16-bit free-running timer zero detection can be used as the activation clock.

Decoder

This circuit sets the analog input pin to be used based on the A/D conversion end channel setting bits (ANE0 to ANE2) and A/D conversion start channel setting bits (ANS0 to ANS2) of the A/D control status register (ADCS0).

Analog channel selector

This circuit selects the pin to be used from eight analog input pins.

Sample hold circuit

This circuit maintains the input voltage from the pin set by the analog channel selector. By maintaining the input voltage just after starting A/D conversion, it is not affected by input voltage variations during A/D conversion (during comparison).

O D/A converter

This circuit generates a reference voltage for comparison with the input voltage maintained by the sample hold circuit.

Comparator

This circuit compares the input voltage maintained by the sample hold circuit with the output voltage of the D/A converter to determine which is greater.

Control circuit

This circuit determines the A/D conversion value based on the decision signal generated by the comparator. When the A/D conversion has been completed, the circuit sets the conversion result in the A/D data register (ADCR0/ADCR1) and generates an interrupt request.

16.3 8/10-Bit A/D Converter Pins

This section describes the 8/10-bit A/D converter pins and provides pin block diagrams.

■ 8/10-Bit A/D Converter Pins

The A/D converter pins are also used as I/O ports.

Table 16.3-1 8/10-bit A/D Converter Pins

| Function | Pin name | Pin function | Input-output signal type | Pull-up option | Standby control | Setting for using the pin |
|-----------|----------|---------------------------|-----------------------------|-------------------|--------------------|--|
| Channel 0 | P50/AN0 | Port 5 input- | CMOS output/ | Not selectable | Not selectable | Set as an |
| Channel 1 | P51/AN1 | output or analog input | | | | input port (DDR5: bit15 to bit8="0") Set as an analog port (ADER: bit15 to bit8="1") |
| Channel 2 | P52/AN2 | | | | | |
| Channel 3 | P53/AN3 | | | | | |
| Channel 4 | P54/AN4 | | | | | |
| Channel 5 | P55/AN5 | | | | | |
| Channel 6 | P56/AN6 | | | | | |
| Channel 7 | P57/AN7 | | | | | |

■ Block Diagrams of the 8/10-Bit A/D Converter Pins




Figure 16.3-1 Block Diagram of the P50/AN0 to P57/AN7 Pins

Note:

- To use a pin as an input port, set the corresponding bit (bit15 to bit8) of the port direction register (DDR5) to "0" and the corresponding bit (bit15 to bit8) of the analog input enable register (ADER) to "0".
- To use a pin as an analog input pin, set the corresponding bit (bit15 to bit8) of the analog input enable register (ADER) to "1". The value read from the port data register (PDR5) is "00_H".

16.4 8/10-Bit A/D Converter Registers

This section lists the 8/10-bit A/D converter registers.

■ 8/10-Bit A/D Converter Registers

Figure 16.4-1 List of Registers of the 8/10-Bit A/D Converter

| Address | bit15 bit8 | bit7 bit0 |
|---|-------------------------------------|-------------------------------------|
| 000017 _H | Analog input enable register (ADER) | |
| 000035 _H , 000034 _H | A/D control status register(ADCS1) | A/D control status register (ADCS0) |
| 000037 _H , 000036 _H | A/D data register(ADCR1) | A/D data register (ADCR0) |

16.4.1 A/D Control Status Register 1 (ADCS1)

The A/D control status register (ADCS1) sets the A/D conversion activation trigger and enable/disable of interrupt requests and checks the interrupt request status and whether the A/D conversion has halted/is in progress.

■ Upper Bits of the A/D Control Status Register 1 (ADCS1)

bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 Initial value Address INT | INTE | PAUS | STS1 | STS0 | STRT | RESV 000035н BUSY 00000000в R/W R/W R/W R/W R/W W R/W RESV Reserved bit Always write 0 to this bit. A/D conversion activation bit STRT (valid only when activated by software (ADC2: EXT= 0)) 0 Does not activate the A/D conversion. Activate the A/D conversion function. STS1|STS0 A/D activation select bit 0 0 Activation by software. Activation by Zero detection of 0 16-bit free-running timer or activation of software Activation by 16-bit reload timer1 or 1 activation of software Activation by Zero detection of 16-bit free-running timer, 16-bit reload timer1, or activation of software Halt flag bit (valid only when El²OS is used) 0 A/D conversion is active A/D conversion is halted. INTE Interrupt request enable bit 0 Disables interrupt request output. 1 A/D conversion is halted Interrupt request flag bit INT 0 A/D conversion has not been completed. Clears interrupt request A/D conversion has been completed. No effect on operation BUSY Reading 0 A/D conversion is halted. Stops the A/D conversion. A/D conversion is in progress. No change,no effect on other bits. R/W : Read/write Write only : Initial value

Figure 16.4-2 A/D Control Status Register 1 (ADCS1)

Table 16.4-1 Function Description of Each Bit of A/D Control Status Register 1 (ADCS1)

| | Bit name | Function |
|----------------|---|--|
| bit15 | BUSY: Busy bit | This bit indicates the operating status of the A/D converter When this bit is "0", the A/D conversion has halted. When this bit is "1", the A/D conversion is in progress. When this bit is set to "0", the A/D conversion is forced to halt. When this bit is set to "1", operation is not affected. Note: Do not set the forced A/D conversion stop and the activation (BUSY="0", STRT="1") simultaneously. |
| bit14 | INT: Interrupt request flag bit | This bit is a flag that requests an interrupt. This bit is set to "1" when A/D conversion results are stored in the A/D data register (ADCR0/ADCR1). When this bit is set to "1" while the interrupt request enable bit (INTE) is "1", an interrupt request is output. When this bit is set to "0", the interrupt request is cleared. When this bit is set to "1", operation is not affected. When El²OS is used, this bit is cleared to "0". Note: To clear the interrupt requests, stop the A/D conversion. |
| bit13 | INTE: Interrupt request enable bit | This bit enables an interrupt request. When the interrupt request flag bit (INT) is set to "1" while this bit is set to "1", an interrupt request is output. To use El²OS, set this bit to "1". |
| bit12 | PAUS: Halt flag bit | This bit is set to "1" when the A/D conversion stops temporarily. When El²OS is used in continuous conversion mode, this bit is set to "1" if transfer of the last piece of data to memory has not been completed even though A/D conversion is completed. Thus, the A/D conversion is stopped temporarily and conversion data is not stored in the A/D data register (ADCR0/ADCR1). When data transfer of the last piece of data to memory is completed, this bit is cleared to "0" and the A/D conversion is then restarted. Note: This bit is valid when El²OS is used. |
| bit11 bit10 | STS1, STS0: A/D activation select bit | These bits select how A/D conversion is to be activated. When two or more activation causes are shared, activation is the result of the cause that occurs first. Note: Change the setting during A/D conversion only while there is no corresponding activation cause, since the change becomes effective immediately. |
| bit9 | STRT: A/D conversion activation bit | This bit allows software to start A/D conversion. Writing 1 to this bit activates A/D conversion. In stop conversion mode, conversion cannot be reactivated with this bit. The value read from this bit is "1". Note: Never perform the forced stop and activation (BUSY="0", STRT="1") of the A/D conversion simultaneously. |
| bit8 | RESV: Reserved bit | Note: Always write 0 to this bit. |

16.4.2 A/D Control Status Register 0 (ADCS0)

The A/D control status register (ADCS0) sets A/D conversion mode and the A/D conversion start/end channel.

■ A/D Control Status Register 0 (ADCS0)

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Address Initial value 000034н MD1 MD0 ANS2|ANS1|ANS0|ANE2|ANE1|ANE0 00000000в R/W R/W R/W R/W R/W R/W R/W R/W ANE2 ANE1 ANE0 A/D conversion end channel setting bit 0 0 0 AN0 pin AN1 pin 0 0 1 0 1 0 AN2 pin 0 1 AN3 pin 1 1 0 AN4 pin 1 0 AN5 pin 1 AN6 pin 1 1 1 AN7 pin A/D conversion start channel setting bit Read during ANS2 ANS1 ANS0 Read during a pause in stop conversion Halt conversion mode 0 AN0 pin 0 0 AN1 pin 0 0 1 0 1 0 AN2 pin Number Number of 0 1 AN3 pin 1 of the last the current conversion conversion 1 0 0 AN4 pin channel channel 1 0 AN5 pin 1 1 0 AN6 pin 1 1 AN7 pin MD1 MD0 A/D conversion mode setting bit Single conversion mode 1 (reactivation allowed 0 0 during operation) Single conversion mode 2 (reactivation not 0 1 allowed during operation) Continuous conversion mode (reactivation not 1 0 allowed during operation) R/W : Read/write Stop conversion mode (reactivation not allowed 1 1 : Initial value during operation)

Figure 16.4-3 A/D Control Status Register 0 (ADCS0)

Table 16.4-2 Function Description of Each Bit of A/D Control Status Register 0 (ADCS0)

| Bit name | | Function | | | | | |
|----------------------|--|--|--|--|--|--|--|
| bit7 bit6 | MD1, MD0: A/D conversion mode setting bit | This bit is used to set the A/D conversion mode. Single conversion mode 1, single conversion mode 2, continuous conversion mode, and stop conversion mode can be set. Single conversion is performed from the channel specified by the A/D conversion is performed from the channel specified by the A/D conversion end channel setting bits (ANS2 to ANS0) to that specified by the A/D conversion end channel setting bits (ANE2 to ANE0) before terminating. Reactivation during operation is allowed. Single conversion mode 2: A/D conversion is performed from the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to that specified by the A/D conversion end channel setting bits (ANE2 to ANE0) before terminating. Reactivation during operation is not allowed. Continuous conversion mode: A/D conversion is performed from the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to that specified by the A/D conversion stop is forcibly implemented by the Converting bit (BUSY). Reactivation during operation is not allowed. Stop conversion mode: A/D conversion is performed from the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to that specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to that specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is repeated by making a pause for each channel until the conversion stop is forcibly implemented by the Converting bit (BUSY). Reactivation during operation is not allowed. Reactivation during the pause depends on the activation trigger set in the A/D activation trigger setting bits (STS1, STS0). Note: The impossibility of reactivation of each conversion mode (simple, | | | | | |
| | | continuous, and stop) is applied to the 16-bit free-running timer 0 detection, 16-bit reload timer1, and activation of all software. | | | | | |
| bit5 bit4 bit3 | ANS2, ANS1, ANS0: A/D conversion start channel setting bit | These bits are used to set the A/D conversion start channel and check the channel number being converted. When the A/D conversion is activated, it is started from the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0). During A/D conversion, the channel number being converted is read out. During a pause in stop conversion mode, the channel number converted just before is read out. | | | | | |

Table 16.4-2 Function Description of Each Bit of A/D Control Status Register 0 (ADCS0) (Continued)

| Bit name | | Function | | | | |
|----------------------|--|--|--|--|--|--|
| bit2 bit1 bit0 | ANE2, ANE1, ANE0: A/D conversion end channel setting bit | This bit is used to set the A/D conversion end channel. When the A/D conversion is activated, it is performed up to the channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0). If the same channel as that specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is specified, the specified channel is A/D converted. When continuous conversion mode or stop conversion mode is set and A/D conversion up to the channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is completed, the A/D conversion is repeated by returning to the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0). If the value specified as the start channel is larger than that specified as the end channel, A/D conversion is performed from the start channel to AN7 and then from AN0 to the end channel to complete the 1st conversion. | | | | |

16.4.3 A/D Data Register (ADCR0/ADCR1)

The A/D data register (ADCR0/ADCR1) stores the results of A/D conversion. It also sets the resolution for A/D conversion, sampling time during A/D conversion, and compare time during A/D conversion.

■ A/D Data Register (ADCR0/ADCR1)

Address bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 00000XXXв (Upper) 000037H(Upper) D0 S10 ST1 ST0 CT1 CT0 D9 D8 D7 D6 D5 D4 D3 D2 D1 000036н(Lower) XXXXXXXB (Lower) W W W W R R R R R R R R R D9 to D0 A/D data bit Stores conversion data CT1 CT0 Comparison time setting bit 0 0 44 machine cycles (5.50µs@8MHz) 0 66 machine cycles (4.12µs@16MHz) 1 88 machine cycles (5.50µs@16MHz) 1 176 machine cycles (11.0µs@16MHz) ST0 ST1 Sampling time setting bit 0 0 20 machine cycles (2.5µs@8MHz) 0 1 32 machine cycles (2.0µs@16MHz) 1 48 machine cycles (3.0µs@16MHz) 128 machine cycles (8.0µs@16MHz) S10 A/D conversion resolution setting bit 0 10-bit resolution mode (D9 to D0) 8-bit resolution mode (D7 to D0) R/W: Read-only : Write-only : Undefined : Undefined bit : Initial value

Figure 16.4-4 A/D Data Register (ADCR0/ADCR1)

Table 16.4-3 Function Description of Each Bit of A/D Control Status Register (ADCR0/ADCR1)

| | Bit name | Function |
|----------------|--|---|
| bit15 | S10: A/D conversion resolution setting bit | This bit is used to set the resolution for A/D conversion. When this bit is "0", the 10-bit resolution is set. When this bit is "1", the 8-bit resolution is set. Note: A/D data bits to be used depend on the resolution. In 10-bit resolution mode, the D9 to D0 bits are used. In 8-bit resolution mode, the D7 to D0 bits are used. |
| bit14 bit13 | ST1, ST0: Sampling time setting bit | This bit is used to set the sampling time for A/D conversion. When A/D conversion is activated, the analog input is captured for the time interval specified by the sampling time setting bits (ST1, ST0). Note: When "00_B" is set, the machine clock frequency should be equal to or less than 8 MHz. If "00_B" is set when the machine clock frequency is 16 MHz, normal analog conversion values may not be obtained. |
| bit12 bit11 | CT1, CT0: Comparison time setting bit | This bit is used to set the compare time for A/D conversion. The A/D conversion result is determined after the analog input is captured (sampling time passed) and the compare time interval specified by the compare time setting bits (CT1, CT0). In 10-bit resolution mode, the result is stored in the A/D data bits (D9 to D0). In 8-bit resolution mode, the result is stored in the A/D data bits (D7 to D0). Note: When "00_B" is set, the machine clock frequency should be equal to or less than 8 MHz. If "00_B" is set when the machine clock frequency is 16 MHz, normal analog conversion values may not be obtained. |
| vit10 | -: Undefined bit | The value read from this bit is undefined. The value set to this bit does not affect operation. |
| bit9 - bit0 | D9 - D0: A/D data bit | These bits are used to store A/D conversion results. They are rewritten after each A/D conversion is completed. Normally, the final conversion value is stored. The initial value is undefined. Note: The A/D conversion data protection function is available (For details, see Section 16.6, "Operation of the 8/10-Bit A/D Converter"). Do not write data to the A/D data bits during A/D conversion. |

Note:

- Be sure to stop the A/D conversion before rewriting the A/D conversion resolution setting bit (S10). If the bit is rewritten after the A/D conversion started, the A/D data register (ADCR0/ADCR1) contents are undefined.
- To read the A/D data register (ADCR0/ADCR1), be sure to use the word transfer instructions (such as MOVW A and 002E_H) when 10-bit resolution mode is specified.

16.5 8/10-Bit A/D Converter Interrupts

The 8/10-bit A/D converter can generate an interrupt request when the data for the A/D conversion is set in the A/D data register. This function supports the extended intelligent I/O service (EI²OS).

■ 8/10-bit A/D Converter Interrupts

Table 16.5-1 Interrupt Control Bits of the 8/10-Bit A/D Converter and the Interrupt Cause

| | 8/10-bit A/D converter |
|------------------------------|--|
| Interrupt request flag bit | ADCS: INT="1" |
| Interrupt request enable bit | ADCS: INTE="1" |
| Interrupt cause | Writing the A/D conversion result to the A/D data register |

When A/D conversion is activated and the A/D conversion result is stored in the A/D data register (ADCR0/ADCR1), the interrupt request flag bit (INT) of the A/D control status register (ADCS1) is set to "1". If the interrupt request enable bit (INTE) is "1", an interrupt request is output.

■ 8/10-Bit A/D Converter Interrupts and El²OS

Table 16.5-2 8/10-Bit A/D Converter Interrupts and El²OS

| Interrupt | Interrupt contro | V | El ² OS | | | |
|------------------------|-------------------|---------------------|---------------------|---------------------|---------------------|-------|
| No. | No. Register name | | Lower | Upper | Bank | EI 03 |
| #11 (0B _H) | ICR00 | 0000B0 _H | FFFFD0 _H | FFFFD1 _H | FFFFD2 _H | 0 |

o: Available

■ El²OS Function of the 8/10-Bit A/D Converter

Using the El²OS function, the 10-bit A/D converter can transfer A/D conversion results to memory. When using the El²OS function, the conversion data protection function works so that A/D conversion is temporarily stopped until A/D conversion data is transferred to memory and the A/D control status register (ADCS1) is cleared to "0" to prevent data omission.

16.6 Operation of the 8/10-Bit A/D Converter

The 8/10-bit A/D converter has four conversion modes: single conversion mode 1, single conversion mode 2, continuous conversion mode, and stop conversion mode. This section explains each of these modes.


■ Operation in Single Conversion Mode 1/Operation in Single Conversion Mode 2

In single operation mode 1 and single operation mode 2, analog input from the start channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) of the A/D control status register (ADCS0) to the end channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is A/D converted before terminating.

If the start channel and the end channel are the same, only one channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is A/D converted.

Reactivation during operation is possible in single conversion mode 1, but is not possible in single conversion mode 2. For operation in single conversion mode 1 or 2, settings shown in Figure 16.6-1 "Settings for Single Conversion Mode" are required.

Figure 16.6-1 Settings for Single Conversion Mode



Reference:

The following are sample conversion sequences in single conversion mode:

$$ANS = 000_B$$
, $ANE = 011_B$: $ANO --> AN1 --> AN2 --> AN3 --> End$

$$ANS = 110_B$$
, $ANE = 010_B$: $AN6 --> AN7 --> AN0 --> AN1 --> AN2 --> End$

$$ANS = 011_B$$
, $ANE = 011_B$: $AN3 --> END$

■ Operation in Continuous Conversion Mode

In continuous conversion mode, analog input from the start channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) of the A/D control status register (ADCS0) to the end channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is A/D converted to return to the analog input specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to repeat the A/D conversion.

If the start channel and the end channel are the same, the A/D conversion of the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is repeated.

The A/D conversion does not stop until the Converting bit (BUSY) of the A/D control status register (ADCS1) is set to "0". Reactivation during operation is not possible. For operation in continuous conversion mode, the settings shown in Figure 16.6-2 "Settings for Continuous Conversion Mode" are required.

bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 ADCS0/ADCS1 BUSY INT INTE PAUS STS1 STS0 STRT RESV MD1 MD0 ANS2 ANS1 ANS0 ANE2 ANE1 ANE0 0 0 0 0 0 ADCR0/ADCR1 S10 ST1 ST0 CT1 CT0 Holds the conversion data (Only bit7 to bit0 are valid in 8-bit mode) ① : Used ○ : Set to 1 the bit corresponding to the pin used. **ADER** 1 : Set 1. $\overline{\bigcirc}$ $\overline{\bigcirc}$ \bigcirc $\overline{\circ}$ $\overline{\bigcirc}$ 0: Set 0.

Figure 16.6-2 Settings for Continuous Conversion Mode

Reference:

The following are sample conversion sequences in continuous conversion mode:

$$ANS = 000_B$$
, $ANE = 011_B$: $AN0 --> AN1 --> AN2--> AN3--> AN0--> Repeat$

 $ANS = 110_B$, $ANE = 010_B$:AN6 --> AN7 --> AN0--> AN1--> AN2 --> AN6 --> Repeat

 $ANS = 011_B$, $ANE = 011_B$:AN3 --> AN3 --> Repeat

■ Operation in Stop Conversion Mode


In stop conversion mode, analog input from the start channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) of the A/D control status register (ADCS0) to the end channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is A/D converted by making a pause for each channel before returning to the analog input specified by the A/D conversion start channel setting bits (ANS2 to ANS0) to repeat the A/D conversion and pause.

If the start channel and the end channel are the same, the A/D conversion of the channel specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is repeated.

In the pause state, reactivation method of the A/D conversion depends on the activation cause specified in the activation cause set bit (STS1, STS0) in the A/D control status register (ADCS1).

The A/D conversion does not stop until the Converting bit (BUSY) of the A/D control status register (ADCS1) is set to "0". Reactivation during operation is not possible. For operation in stop conversion mode, the settings shown in Figure 16.6-3 "Settings for Stop Conversion Mode" are required.

Figure 16.6-3 Settings for Stop Conversion Mode



Reference:

The following are sample conversion sequences in stop conversion mode:

$$ANS = 000_B$$
, $ANE = 011_B$:

$$ANS = 110_B, ANE = 001_B$$
:

$$ANS = 011_B$$
, $ANE = 011_B$:

16.6.1 Conversion Using El²OS

*1 The number of times is determined by an EI2OS setting.

The 8/10-bit A/D converter can use El²OS transfer the A/D conversion result to memory.

■ Conversion Using El²OS

Start A/D conversion

Sample and hold

Conversion

El²OS started

Transfer data

Has the data transfer been repeated for the specified number of times?

NO

Interrupt cleared

Figure 16.6-4 Sample Operation Flowchart When El²OS is Used

When El²OS is used, the conversion data protection function prevents any part of the data from being lost even in continuous conversion. Multiple data items can be safely transferred to memory.

16.6.2 A/D Conversion Data Protection Function

When A/D conversion is performed in the interrupt enabled state, the conversion data protection function operates.

■ A/D Conversion Data Protection Function

The 8/10-bit A/D converter has only one data register for conversion data storage. Thus, when A/D conversion is performed, the data stored in the data register is rewritten when the conversion is completed. In continuous conversion mode, if conversion data is transferred to memory too late, part of the stored data will be missing.

As measures against such data omission, the data protection function works as shown below if an interrupt request is enabled (ADCS1: INTE="1").

O Data protection function when El²OS is not used

When conversion data is stored in the A/D data register (ADCR0/ADCR1), the interrupt request flag bit (INT) of the A/D control status register 1 (ADCS1) is set to "1" and the A/D conversion is halted. The A/D conversion is restarted after transferring the A/D data register (ADCR0/ADCR1) values to memory in the interrupt routine and the interrupt request flag bit (INT) is cleared to "0".

O Data protection function when El²OS is used

In continuous conversion mode, the pause flag bit (PAUS) of the A/D control status register 1 (ADCS1) is set to "1" if El²OS is used and A/D conversion is completed, but the transfer of the last piece of data to memory is not completed so that the A/D conversion is halted and conversion data is not stored in the A/D data register (ADCR0/ADCR1). When the transfer of the last piece of data to memory is completed, the pause flag bit (PAUS) is cleared to "0" and the A/D conversion is restarted.




Figure 16.6-5 Flow of the Data Protection Function when El²OS is Used

Note:

- The conversion data protection function operates only in the interrupt enabled state (ADCS1: INTE = 1).
- If interrupts are disabled during a pause of A/D conversion while El²OS is operating, the A/D conversion may be reactivated. This will cause new data to be written before the old data is transferred.
- Reactivation attempted during a pause will destroy the standby data.

16.7 Usage Notes on the 8/10-Bit A/D Converter

Notes on using the 8/10-bit A/D converter.

■ Usage Notes on the 8/10-Bit A/D Converter

O Analog input pin

The analog input pins of the A/D converter are also used as the I/O pins of port 5. The pins are used by switching the port 5 direction register (DDR5) and the analog input enable register (ADER). To use a pin for analog input of the A/D converter, set the corresponding bit (bit15 to bit8) of the port 5 direction register (DDR5) to "0" (Set as an input port) and then set the corresponding bit (bit7 to bit0) of the analog input enable register (ADER) to "1" (Set the analog input mode) to determine the input gate on the port side. If an intermediate-level signal is input in port I/O mode (ADER: bit7 to bit0="0"), an input leakage current flows through the gate.

For details of the port 5 direction register (DDR5) and the analog input enable register (ADER), see Section 8.8.1, "Port 5 Registers (PDR5, DDR5, and ADER)".

O Note on using an internal timer

To activate the A/D converter with the internal timer, set the A/D activation trigger setting bits (STS1, STS0) of the A/D control status register (ADCS1). Set the internal timer to the inactive level ("L" for the internal clock). If the internal clock remains at the active level and data is written to the A/D control status register (ADCS0/ADCS1), the A/D converter may be activated.

O Sequence of turning on the A/D converter and analog input

Be sure to apply the voltage to the power supply pins (AVcc, AVR, and AVss) of the A/D converter and the analog input pins (AN0 to AN7) after turning on the digital power supply (Vcc). Turn off the digital power supply (Vcc) after turning off the A/D converter and the analog input power supply. Turn on and turn off the voltage so that AVR does not exceed AVcc.

Supply voltage to the A/D converter

The supply voltage to the A/D converter (AVcc) must not exceed the digital power supply (Vcc); otherwise, latchup may occur.

16.8 Sample Program 1 for the 8/10-Bit A/D Converter (Single Conversion Mode Using El²OS)


This section contains a sample program for A/D conversion in single conversion mode using El²OS.

■ Sample Program for Single Conversion Mode Using El²OS

Processing

- Analog inputs AN1 to AN3 are converted once.
- The conversion data is sequentially transferred to addresses 200_H to 205_H.
- · A resolution of 10 bits is selected.
- The conversion is activated by software.

Figure 16.8-1 Flowchart of an Example of the El²OS Activation Program in Single Conversion Mode



Coding example

```
BAPL EQU 000100H
                        ;Lower buffer address pointer
BAPM EQU 000101H
                        ; Middle buffer address pointer
BAPH EOU 000102H
                        ;Upper buffer address pointer
ISCS EQU 000103H
                        ;EI OS status register
IOAL EQU 000104H
IOAH EQU 000105H
                        ;Lower I/O address register
                        ;Upper I/O address register
DCTL EOU 000106H
                        ;Lower data counter
DCTH EQU 000107H
                        ;Upper data counter
DDR5 EQU 000015H
                        ;Port 5 direction register
ADER EQU 000017H
                        ;Analog input enable register
ICR00 EQU 0000B0H
                        ;Interrupt control register for A/DC
ADCS0 EQU 000034H
                        ;A/D control status register
ADCS1 EQU 000035H
ADCRO EQU 000036H
                        ;A/D data register
ADCR1 EQU 000037H
;-----Main program-------
CODECSEG
START:
                        ; Assumes that the stack pointer (SP) has
                        already been initialized.
     AND CCR,#0BFH ;Disables interrupts.

MOV ICR00,#00H ;Interrupt level: 0 (highest priority)

MOV BAPL,#00H ;Sets the address to which the conversion
      AND CCR, #0BFH
                       ;Disables interrupts.
                        data is transferred and stored.
     MOV BAPM, #02H ; (Uses 200H to 205H.)
      MOV BAPH,#00H
      MOV ISCS, #18H
                        ;Transfers word data, adds 1 to the
                         address, then transfers the data from
                         I/O to memory.
     MOV IOAL,#36H
                        ;Sets the address of the analog data
register as the
     MOV IOAH,#00H
                        ;transfer source address pointer.
                        ; Sets the EI OS transfer count to three,
      MOV DCTL, #03H
                         which is the same value as the conversion
                         count.
     MOV DDR5, #11110001B; Sets P51 to P53 as input.
      MOV ADER, #00001110B; Sets P51/AN1 to P53/AN3 as analog inputs.
      MOV DCTH, #00H
     MOV ADCS0, #0BH ;Single activation. Converts AN1 to AN3.
      MOV ADCS1, #0A2H ; Software activation. Begins A/D
                        conversion. Enables interrupts.
     MOV ILM, #07H ;Sets ILM in PS to level 7.
OR CCR, #40H ;Enables interrupts.
MOV A #00H
LOOP: MOV A, #00H
                        ;Endless loop
     MOV A,#01H
      BRA LOOP
;-----Interrupt program------
     MOV I:ADCS1,#00H ;Stops A/D conversion. Clears and disables
                         the interrupt flag.
     RETI
                        ; Returns from interrupt.
 CODEENDS
;-----Vector setting------
VECT CSEG ABS=0FFH
     ORG OFFDOH
                       ;Sets vector for interrupt #11 (OBH)
     DSL ED_INT1
```

16.8 Sample Program 1 for the 8/10-Bit A/D Converter (Single Conversion Mode Using El2OS)

ORG OFFDCH ;Sets reset vector.

DSL START

DB 00H ;Sets single-chip mode.

VECT ENDS

END START

16.9 Sample Program 2 for the 8/10-Bit A/D Converter (Continuous Conversion Mode Using El²OS)


This section contains a sample program for A/D conversion in continuous conversion mode using El²OS.

■ Sample Program for Continuous Conversion Mode Using El²OS

Processing

- Analog inputs AN3 to AN5 are converted twice. Two conversion data items are obtained for each channel.
- The conversion data is sequentially transferred to addresses 600_H to 60B_H.
- A resolution of 10 bits is selected.
- The conversion is activated by 16-bit reload timer 1.

Figure 16.9-1 Flowchart of an Example of the El²OS Activation Program in Continuous Conversion Mode



O Coding example

```
BAPL
         EQU
                             ;Lower buffer address pointer
              000100H
BAPM
         EOU
              000101H
                             ;Middle buffer address pointer
                             ;Upper buffer address pointer
BAPH
         EQU
              000102H
                             ;EIÕOS status registerr
ISCS
         EQU
             000103H
IOAL
         EQU
             000104H
                             ;Lower I/O address register
         EQU 000105H
                             ;Upper I/O address register
IOAH
         EOU 000106H
                             ;Lower data counter
DCTL
                             ;Upper data counter
DCTH
         EQU 000107H
DDR5
         EOU
              000015H
                             ;Port 5 direction register
ADER
         EQU 000017H
                             ;Analog input enable register
ICR00
         EQU
             0000B0H
                             ;Interrupt control register for A/DC
                             ;A/D control status register
ADCS0
         EQU
             000034H
ADCS1
         EQU 000035H
         EQU 000036H
ADCR0
                             ;A/D data register
ADCR1
         EQU
              000037H
TMCSR1:L EQU
              000086Н
                             ;Control status register 1
TMCSR1:H EQU 000087H
                             ;16-bit reload register
TMRLR1
         EOU 000088H
TMRHR1
         EQU 000089H
;-----Main program-----
                                    _____
CODE
START:
                             ; Assumes that the stack pointer (SP)
                              has already been initialized.
              CCR, #0BFH
                             ;Disables interrupts.
         AND
         MOV
              ICR00,#08H
                             ;Interrupt level; 0 (highest
                              priority). Enables interruupts.
         VOM
             BAPL,#00H
                             ;Sets the address to which conversion
                              data is stored.
         VOM
              BAPM, #06H
                             ;Uses 600H to 60BH.)
         VOM
              BAPH, #00H
         MOV
              ISCS,#18H
                             ;Transfers word data, adds 1 to
                              the address, then
                             ;transfers from I/O to memory.
                             ; Sets the address of the analog
         MOV
              IOAL,#36H
                              data register as the
              IOAH, #00H
         MOV
                             itransfer source address pointer.
                             ;Six transfers by EI2OS (two transfers
         MOV
              DCTL,#06H
                              each for three channels)
              DDR5, #0000000B; Sets P50 to P57 as input.
         MOV
         MOV
              ADER, #00111000B; Sets P53/AN3 to P55/AN5 as analog
                              input.
         MOV
              DCTH, #00H
                             ;
              ADCS0, #9DH
                             ; Continuous conversion mode.
         MOV
                                                           Converts
                              AN3 to AN5 CH.
        VOM
             ADCS1,#0A8H
                             ;Activates the 16-bit timer, starts A/D
                              conversion, and enables interrupts.
         MOVW TMRLR1,#0320H
                             ;Sets the timer value to 800 (320H),
                              100 \mu s.
         MOV
              TMCRH1,#00H
                             ;Sets the clock source to 125 ns and
                              disables external trigger.
                             ;Disables timer output, disables
         MOV
              TMCRL1,#12H
                              interrupts, and enables reload.
         MOV
              TMCRL1,#13H
                             ;Activates the 16-bit timer.
                             ;Sets ILM in PS to level 7.
         VOM
              ILM,#07H
         OR
              CCR, #40H
                             ; Enables interrupts.
```

CHAPTER 16 8/10-BIT A/D CONVERTER

LOOP: MOV A,#00H ;Endless loop MOV A,#01H BRA LOOP ;-----Interrupt program------ED_INT1: MOV I:ADCS1,#80H ;Does not stop A/D conversion. Clears and disables the interrupt flag. RETI ;Returns from interrupt. CODE ENDS ;-----Vector setting------CSEG ABS=0FFH VECT ORG OFFDOH ;Sets vector for interrupt #11 (OBH). DSL ED_INT1 ORG OFFDCH ;Sets reset vector. DSL START DB 00H ;Sets single-chip mode. VECT ENDS END START

16.10 Sample Program 3 for the 8/10-Bit A/D Converter (Stop Conversion Mode Using El²OS)

This section contains a sample program for A/D conversion in stop conversion mode using El²OS.


■ Sample Program for Stop Conversion Mode Using El²OS

O Processing

- Analog input AN3 is converted 12 times at regular intervals.
- The conversion data is sequentially transferred to addresses 600_H to 617_H.
- · A resolution of 10 bits is selected.
- The conversion is activated by 16-bit reload timer.

Figure 16.10-1 "Flowchart of Program Using El²OS (Stop Conversion Mode)" shows a flowchart of the program using El²OS (stop conversion mode).

Figure 16.10-1 Flowchart of an Example of the El²OS Activation Program in Stop Conversion Mode



O Coding example

```
EQU
             000100H
                             ;Lower buffer address pointer
BAPL
BAPM
         EOU
             000101H
                             ; Middle buffer address pointer
         EOU
             000102H
BAPH
                             ;Upper buffer address pointer
         EOU
             000103H
                             ;EI2OS status registerr
ISCS
IOAL
         EQU
             000104H
                             ;Lower I/O address register
         EQU
             000105H
                             ;Upper I/O address register
IOAH
         EOU
             000106H
                             ;Lower data counter
DCTL
         EQU
             000107H
                             ;Upper data counter
DCTH
                             ;Port 5 direction register
DDR5
         EOU
             000015H
ADER
         EQU
             000017H
                             ;Analog input enable register
ICR00
         EQU
             0000B0H
                             ;Interrupt control register for A/DC
         EQU
             000034H
                             ;A/D control status register
ADCS0
ADCS1
         EOU
             000035H
ADCR0
                             ;A/D data register
         EQU
             000036Н
ADCR1
         EQU
             000037H
TMCSR1:L EQU
             000086Н
                             ;Control status register 1
TMCSR1:H EQU
             000087H
         EOU
             000088H
                             ;16-bit reload register
TMRLR1
TMRHR1
         EQU 000089H
;-----Main program-----
                                     _____
         CSEG
CODE
START:
                             ; Assumes that the stack pointer (SP)
                              has already been initialized.
             CCR, #0BFH
                             ;Disables interrupts.
         AND
         VOM
              ICR00,#08H
                             ;Interrupt level: 0 (highest
                              priority).
         VOM
              BAPL, #00H
                             ;Sets the address to which conversion
                              data is stored.
         VOM
              BAPM, #06H
                             ;(Uses 600H to 617H.)
         VOM
              BAPH, #00H
         VOM
              ISCS, #19H
                             ;Transfers word data, adds 1 to
                              the address,
                             ;transfers from I/O to memory, then
                             ;ends by aresource request.
         MOV
              IOAL, #36H
                             ;Sets the address of the analog
                              data register as the
                             ;transfer source address pointer.
         VOM
              IOAH,#00H
         VOM
              DCTL, #0CH
                             ;Transfers only channel 3 twelve
                              times by EI2OS
         VOM
              DDR5, #00000000B; Sets P50 to P57 as input.
              ADER, #00001000B; Sets P53/AN3 as analog input.
         VOM
         VOM
              ADCS0, #0DBH
                             ;Stop conversion mode. Converts
                              AN3 CH.
                             ;Activates the 16-bit timer, starts A/D
        MOV
             ADCS1,#0A8H
                              conversion, and enables interrupts.
         MOVW TMRLR1,#0320H
                            ;Sets the timer value to 800 (320H),
                              100 us.
                             ;Sets the clock source to 125 ns and
         VOM
              TMCRH1,#00H
                              disables external trigger.
         VOM
              TMCRL1,#12H
                             ;Disables timer output, disables
                              interrupts, and enables reload.
                             ; Activates the 16-bit timer.
         VOM
              TMCRL1,#13H
         VOM
              ILM, #07H
                             ;Sets ILM in PS to level 7.
              CCR, #40H
                             ; Enables interrupts.
         OR
LOOP:
         VOM
             A,#00H
                             ; Endless loop
```

16.10 Sample Program 3 for the 8/10-Bit A/D Converter (Stop Conversion Mode Using El2OS)

```
MOV A, #01H
       BRA LOOP
;-----Interrupt program------
ED_INT1:
       MOV I:ADCS1,#80H ;Does not stop A/D conversion. Clears
                       and disables the interrupt flag.
       RETI
                      ;Returns from interrupt.
CODE
       ENDS
;-----Vector setting------
       CSEG ABS=0FFH
VECT
       ORG OFFDOH
                      ;Sets vector for interrupt #11 (OBH).
       DSL ED_INT1
       ORG OFFDCH
                      ;Sets reset vector.
       DSL START
       DB 00H
                      ;Sets single-chip mode.
VECT
       ENDS
       END START
```

CHAPTER 16 8/10-BIT A/D CONVERTER

CHAPTER 17 ADDRESS MATCH DETECTION FUNCTION

This chapter describes the address match detection function and operation of the MB90560/565 series.

- 17.1 "Overview of the Address Match Detection Function"
- 17.2 "Registers of the Address Match Detection Function"
- 17.3 "Operation of the Address Match Detection Function"
- 17.4 "Example of Using the Address Match Detection Function"

17.1 Overview of the Address Match Detection Function

If the program address matches the value set in the address match detection register, the instruction code to be read by the CPU is replaced with an INT9 instruction code. By performing processing using an INT #9 interrupt routine, a program patch application function can be implemented.

■ Block Diagram of the Address Match Detection Function

Address latch

Address detection register

Address detection register

Enable bit

MB90560/565

Series
CPU core


Figure 17.1-1 Block Diagram of the Address Match Detection Function

17.2 Registers of the Address Match Detection Function

This section shows a list of registers of the address match detection function.

■ List of Registers of the Address Match Detection Function

Figure 17.2-1 List of Registers of the Address Match Detection Function



17.2.1 Program Address Detection Register (PADR0/PADR1)

The program address detection register (PADR0/PADR1) is used to set the address for comparison.

■ Program Address Detection Register (PADR0/PADR1)

Figure 17.2-2 Program Address Detection Register (PADR0/PADR1)

| Address ch0:001FF2н/001FF1н/001FF0н | bit23 | bit16 | bit15 | bit8 | bit7 | bit0 | Initial value |
|--|-------|-------|-------|------|------|------|---------------|
| | R | /W | F | R/W | | R/W | |
| | bit23 | bit16 | bit15 | bit8 | bit7 | bit0 | XXXXXXXX |
| ch1:001FF5н/001FF4н/001FF3н | | /W | F | R/W | | R/W | XXXXXXXXH |
| R/W: Read/write X: Undefined | | | | | | | |

If the corresponding interrupt enable bit of the program address detection control status register (PACSR) is "1", the program address is compared with the value set in the program address detection register (PADR0/PADR1). If both match, an INT9 instruction is output. If the interrupt enable bit is "0", the INT9 instruction is not output.

The following table lists the correspondence between the program address detection control status register (PACSR) and the interrupt enable bit.

| Address detection register | Interrupt enable bit |
|----------------------------|----------------------|
| PADR0 | AD0E |
| PADR1 | AD1E |

17.2.2 Program Address Detection Control Status Register (PACSR)

The program address detection control status register (PACSR) is used to perform the interrupt control of the address match detection function.

■ Program Address Detection Control Status Register (PACSR)

Figure 17.2-3 Program Address Detection Control Status Register (PACSR)




Table 17.2-1 Functional Explanation of Each Bit of the Program Address Detection Control Status Register (PACSR)

| | Bit name | Function |
|------------------------------|--|--|
| bit7 bit6 bit5 bit4 | RESV: Reserved bit | Always set "0". |
| bit3 | AD1E: PADR1 interrupt request enable bit | This bit enables an interrupt of PADR0. When this bit is "1", the program address detection register (PADR1) value and the program address are compared. If both match, an INT9 instruction is output. |
| bit2 | RESV: Reserved bit | Always set "0". |
| bit1 | AD0E: PADR0 interrupt request enable bit | This bit enables an interrupt of PADR0. When this bit is "1", the program address detection register (PADR0) value and the program address are compared. If both match, the interrupt flag bit (AD0D) of the PADR0 is set to "1" and an INT9 instruction is output. |
| bit0 | RESV: Reserved bit | Always set "0". |

17.3 Operation of the Address Match Detection Function

This section explains the operation of the address match detection function.

■ Operation of the Address Match Detection Function

If the program address matches the value set in the address match detection register, the instruction code to be read by the CPU is replaced with an INT9 instruction code (01_H). When the CPU executes the instruction at the specified program address, the INT9 instruction is executed. By performing processing using an INT #9 interrupt routine, a program patch application function can be implemented.

Two program address detection registers (PADR0/PADR1) are available, each of which has an interrupt enable bit (AD1E, AD0E). If the interrupt enable bit (AD1E, AD0E) is "1", the value set in the address detection register and the program address are compared. If both match, the instruction code to be read by the CPU is replaced with an INT9 instruction code.

Note:


The address detection function does not work correctly if a program address after the 1st byte of the instruction is set in the address detection register. Change the address detection register after setting the interrupt enable bit to "0". If the setting of the address detection register is changed while the interrupt enable bit is set to "1", an address detection may be mistakenly performed while making settings.

17.4 Example of Using the Address Match Detection Function

This section contains example of Using the Address Match Detection Function.

■ System Configuration

Figure 17.4-1 System Configuration Example



■ E²PROM Memory Map

| Address | Meaning |
|--|---|
| 0000 _H | Number of bytes of patch program No. 0 (0 for no program error) |
| 0001 _H | Bit 7 to bit 0 of program address No. 0 |
| 0002 _H | Bit 15 to bit 8 of program address No. 0 |
| 0003 _H | Bit 24 to bit 16 of program address No. 0 |
| 0004 _H | Number of bytes of patch program No. 1 (0 for no program error) |
| 0005 _H | Bit 7 to bit 0 of program address No. 1 |
| 0006 _H | Bit 15 to bit 8 of program address No. 1 |
| 0007 _H | Bit 24 to bit 16 of program address No. 1 |
| 0010 _H + Number of bytes of patch program No. 0 | Original of patch program No. 0 |

■ Initial State

The contents of E²PROM are all 0s.

■ INT9 Interrupt

An interrupt routine determines which address cause triggered an interrupt request based on the value of the program counter (PC) saved in the stack before branching to the program from which the interrupt request was output.




Figure 17.4-2 System Configuration Example




Figure 17.4-3 Flowchart of Program Patch Processing

CHAPTER 17 ADDRESS MATCH DETECTION FUNCTION

CHAPTER 18 ROM MIRRORING FUNCTION SELECTION MODULE

This chapter describes the function and operation of the MB90560/565 series ROM mirroring function selection module.

- 18.1 "Overview of the ROM Mirroring Function Selection Module"
- 18.2 "ROM Mirroring Function Selection Register (ROMM)"

18.1 Overview of the ROM Mirroring Function Selection Module

The ROM mirroring function selection module can access ROM data in bank FF from bank 00 by setting its register.

■ Block diagram of the ROM mirroring function selection module

ROM mirroring function selection

Address area

FF bank

O0 bank

Data

ROM


Figure 18.1-1 Block Diagram

18.2 ROM Mirroring Function Selection Register (ROMM)

This section explains the register in the ROM mirroring function selection module.

■ ROM Mirroring Function Selection Register (ROMM)

Figure 18.2-1 ROM Mirroring Function Selection Register (ROMM)



Note:

Do not set the ROM mirroring function selection register while accessing the addresses $"004000_H$ to $00FFFF_H"$.

Table 18.2-1 Functional Explanation of the ROM Mirroring Function Selection Register (ROMM)

| | Bit name | Function |
|---------------------|--|--|
| bit15 to bit9 | -: Undefined bit | The values read from these bits are undefined. |
| bit8 | MI: ROM mirroring function setting bit | This bit is used to set the ROM mirroring function. When this bit is "1", ROM data in bank FF can be read from bank 00. When this bit is "0", ROM data in bank FF cannot be read from bank 00. |


Note:

Bank 00 accesses the addresses "FF4000 $_{\rm H}$ to FFFFFF $_{\rm H}$ " from the addresses "004000 $_{\rm H}$ to 00FFFF $_{\rm H}$ ". Therefore, the addresses less than "FF3FFF $_{\rm H}$ " cannot be accessed even if the ROM mirroring function is set.

| | MB90561/A | MB90562/A | MB90F562/B | MB90567 | MB90568 | MB90F568 | MB90V560 |
|-----------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| Address 1 | FF8000 _H | FF0000 _H | FF0000 _H | FE8000 _H | FE0000 _H | FE0000 _H | FE0000 _H |
| Address 2 | 000500 _H | 000900 _H | 000900 _H | 001100 _H | 001100 _H | 001100 _H | 001100 _H |

CHAPTER 18 ROM MIRRORING FUNCTION SELECTION MODULE

Figure 18.2-2 Memory Space



CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

This chapter describes the functions and operations of the 512K-bit (64KB) flash memory of the MB90560/565 series.

- Parallel programmer
- Serial dedicated programmer
- Write/erase operation by program execution

This chapter provides an explanation for the above item "Write/erase operation by program execution."

- 19.1 "Overview of the 512K-Bit Flash Memory"
- 19.2 "512K-Bit Flash Memory Sector Configuration"
- 19.3 "Flash Memory Control Status Register (FMCS)"
- 19.4 "Starting the Flash Memory Automatic Algorithm"
- 19.5 "Confirming the Automatic Algorithm Execution State"
- 19.6 "Detailed Explanation on the Flash Memory Write/Erase"
- 19.7 "Programming Example of 512K-Bit Flash Memory"

19.1 Overview of the 512K-Bit Flash Memory

The 512K-bit (64K bytes) flash memory is allocated in the FF bank on the CPU memory map, and the function of the flash memory interface circuit enables the read/access or program access from the CPU to the flash memory, same as the mask ROM. The write/erase operation to the flash memory can be executed through the flash memory interface circuit by executing an instruction issued from the CPU. Therefore, the flash memory mounted can be rewritten under the control of the internal CPU, so that the program or data can be upgraded or updated more efficiently.

However, no selector operation such as the enable sector protect can be used.

■ Characteristics of the 512K-Bit Flash Memory

- 64K words x 8 bits/32K words x 16 bits (16K+8K+8K+32K) sector configuration
- Use of automatic program algorithm (Embedded Algorithm: Equivalent to MBM29F400TA)
- Erase pause/restart function provided
- Detection of completion of writing/erasing using data polling or toggle bit functions
- Detection of completion of writing/erasing using CPU interrupts
- · Compatibility with the JEDEC standard-type command
- Sector erase function (any combination of sectors)
- Number of write/erase operations 10,000 times guaranteed.

"Embedded Algorithm" is the trademark of Advanced Micro Device.

■ Writing to/Erasing Flash Memory

The write/erase operation of the flash memory cannot be executed simultaneously. In executing the data write/erase operation in the flash memory, only the write operation can be executed without a program access from the flash memory, by copying a program on the flash memory to RAM and executing the program.

For details, see Section 19.6.2, "Writing the Data".

■ Register on the Flash Memory

O Flash memory control status register (FMCS)

| Address | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Initial value |
|---|------|--------|------|------|----------|------|----------|------|---------------|
| 0000АЕн | INTE | RDYINT | WE | RDY | Reserved | LPM1 | Reserved | LPM0 | 0000000в |
| | R/W | R/W | R/W | R | W | W | W | R/W | |
| R/W : Read/w R : Read o W : Write o | nly | | | | | | | | |

19.2 512K-Bit Flash Memory Sector Configuration

Figure 19.2-1 "512K-Bit (64KB) Flash Memory Sector Configuration" shows the sector configuration in the 512K-bit flash memory. The address indicated in Figure 19.2-1 "512K-Bit Flash Memory Sector Configuration" is classified into the upper address and lower address of each sector.

■ Sector Configuration

For access from the CPU, SA0 to SA3 are allocated to the FF bank register.

Figure 19.2-1 512K-Bit (64KB) Flash Memory Sector Configuration

| Flash memory | CPU address | Programmer address * |
|-------------------------|---------------------|----------------------|
| Upper SA3(16K bytes) | FFFFFFH | 7FFFF _H |
| Lower | FFC000H | 7С000н |
| Upper SA2(8K bytes) | FFBFFFH | 7BFFFн |
| Lower | FFA000⊦ | 7А000н |
| Upper SA1(8K bytes) | FF9FFF _H | 79FFFн |
| Lower | FF8000н | 78000н |
| Upper SA0(32K bytes) | FF7FFF _H | 77FFFн |
| Lower | FF0000H | 70000н |

^{*} Programmer address

The programmer address is equivalent to the CPU address when writing the data to the flash memory using the parallel programmer.

If the write/grase operation is executed using the general-purpose program.

If the write/erase operation is executed using the general-purpose programmer, the write/erase operation is executed using this address.

19.3 Flash Memory Control Status Register (FMCS)

The flash memory control status register (FMCS) is used to control writing/erasing of flash memory.

■ Flash Memory Control Status Register (FMCS)

Figure 19.3-1 Flash Memory Control Status Register (FMCS)





Table 19.3-1 Functional Explanation of Each Bits of the Flash Memory Control Status Register (FMCS)

| | Bit name | Function |
|--------------|--|---|
| bit7 | INTE: Interrupt request enable bit | This bit enables output of an interrupt request to the CPU when write/ erase operation of flash memory terminates. When the RDYINT bit is set to "1" while this bit is set to "1", an interrupt request is output. Even if the RDYINT bit is set to "1", no interrupt request is output while this bit is "0". |
| bit6 | RDYINT: write/erase operation termination flag bit | When write/erase operation of flash memory terminates, this bit is set to "1", enabling write/erase operation to the flash memory. When this bit is set to "0", it is cleared to "0", disabling write/erase operation to the flash memory. When this bit is set to "1", operation is not affected. This bit is also set to "1" when the automatic algorithm in flash memory terminates. (For details, see Section 19.4, "Method of Starting the Automatic Algorithm in Flash Memory.") When a read-modify-write (RMW) instruction is used, "1" is always read. |
| bit5 | WE: write/erase operation enable flag bit | When this bit is "1", write/erase operation to the flash memory can be performed after executing a write/erase command sequence to bank FF. (For details, see Section 19.4, "Method of Starting the Automatic Algorithm in Flash Memory.") When this bit is "0", no write/erase signal is generated even after executing a write/erase command sequence to bank FF. This bit is set to "0" as its initial value, disabling operation. Before activating a write/erase command to the flash memory, be sure to set this bit to "1" to enable operation. Note: Set this bit to "0" if you do not want to perform write/erase operation. |
| bit4 | RDY: Write/erase status bit | While this bit is cleared to "0", it is not possible to perform write/erase operation to the flash memory. Even if this bit is cleared to "0", the read/reset commands and suspend commands such as the selector erase/halt commands can be accepted. This bit is set to "1" when write/erase operation terminates. |
| bit3 bit1 | Reserved: Reserved bit | Always set this bit to "1". |
| bit2 bit0 | LPM1,LPM0: Low-power consumption mode setting bit | This bit is used to set the access time from the CPU to the flash memory. The values that can be set vary depending on the internal operating frequency. With decreasing internal operating frequency, power consumption by the flash memory unit can be reduced. |

Note:

The operation termination flag bit (RDYINT) and the write/erase status bit (RDY) are not changed simultaneously. Write programs in such a way that whether the write/erase operation has terminated is determined by either of the two bits.



19.4 Starting the Flash Memory Automatic Algorithm

Four types of commands are available for starting the flash memory automatic algorithm: Read/Reset, Write, and Chip Erase. Control of suspend and restart is enabled for sector erase.

■ Command Sequence Table

All the data is written to the command register in units of bytes, though it should be accessed and written in units of words.

In this case, the data in the upper bytes is ignored.

Table 19.4-1 Command Sequence Table

| Command sequence | mmand Bus cy | | s write 2 nd bus write | | 3rd bus write cycle | | 4th bus write cycle | | 5th bus write cycle | | 6th bus write cycle | | |
|------------------|--------------|---------------------|------------------------|--|----------------------|-------------------------|---------------------|---------------------|---------------------|---------------------|------------------------|---------------------|-------------------|
| | cycle | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data |
| Read/reset | 1 | FFXXXX _H | XXF0 _H | - | - | - | - | - | - | - | - | - | - |
| Read/reset | 4 | FFAAAA _H | XXAA _H | FF5554 _H | XX55 _H | FFAAAA _H | XXF0 _H | RA | RD | - | - | - | - |
| Write program | 4 | FFAAAA _H | XXAA _H | FF5554 _H | XX55 _H | FFAAAA _H | XXA0 _H | PA (even) | PD (word) | - | - | - | |
| Chip erase | 6 | FFAAAA _H | XXAA _H | FF5554 _H | XX55 _H | FFAAAA _H | XX80 _H | FFAAAA _H | XXAA _H | FF5554 _H | XX55 _H | FFAAAA _H | XX10 _H |
| Sector erase | 6 | FFAAAA _H | XXAA _H | XXAA _H FF5554 _H XX55 _H FFAAAA _H XX80 _H FFAAAA _H XXAA _H FF5554 _H XX | | | | | XX55 _H | SA (even) | XX30 _H | | |
| Sector erase su | uspend | | Entering | Entering address "FFXXXX _H " data (xxB0 _H) suspends eras | | | | erasing dur | ing sector e | rase. | | | |
| Sector erase re | estart | | Entering | address "Fl | FXXXX _H " | data (xx30 _H |) .restarts e | rasing after | erasing is su | uspended du | uring sect | or erase. | |

^{*:} Two types of read/reset commands can reset the flash memory to the read mode.

Note:

The addresses in the above table are the values on the CPU memory map. "X" is an optional value.

RA: Read address

PA: Write address. Only the even address can be specified.

SA: Sector address. For details, see Section 19.2 "512K-Bit Flash Memory Sector Configuration".

The even address can be specified.

RD: Read data

PD: Write data. Only the word data can be specified.

19.5 Confirming the Automatic Algorithm Execution State

Flash memory contains a hardware sequence for checking the internal flash memory operating state because the automatic algorithm controls the write/erase flow.

■ Hardware Sequence Flag

The hardware sequence flag consists of the four flag bits, DQ7, DQ6, DQ5, and DQ3. These flag bits have the data polling flag (DQ7) function, toggle bit flag (DQ6) function, time limit exceeded flag (DQ5) function, and sector erase timer flag (DQ3) function, respectively. These functions can verify whether the write/chip sector erase is terminated or whether the erase code write is valid.

The hardware sequence flag can be referenced by accessing/reading the address of the target sector in the flash memory, after setting the command sequence (see Table 19.5-1 "Hardware Sequence Flag Bit Allocation") indicates the hardware sequence flag bit allocation.

Table 19.5-1 Hardware Sequence Flag Bit Allocation

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------|-----|-----|-----|---|-----|---|---|---|
| Hardware sequence flag | DQ7 | DQ6 | DQ5 | - | DQ3 | - | - | - |

Whether the automatic write algorithm or chip/sector erase algorithm is being performed or has terminated can be determined by checking the hardware sequence flags or the write/erase status bit (RDY) of the flash memory control register (FMCS). After the write/erase operation is terminated, the flash memory is returned to the read/reset status. When creating write/erase programs, perform processing such as data readout after verifying the completion of write/erase operation by using the hardware sequence flags (DQ7, DQ6, DQ5, and DQ3). Whether the second sector erase code write or a later one is valid can also be checked by using the hardware sequence flags.

CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

Table 19.5-2 Hardware Sequence Flag Function List

| | State | DQ7 | DQ6 | DQ5 | DQ3 |
|---|---|----------------|-------------------|--------------|--------------|
| Status transition during normal operation | Write operation> Write completion (when the write address is specified) | DQ7> DATA:7 | Toggle> DATA:6 | 0> DATA:5 | 0> DATA:3 |
| | Chip/sector erase operation> Erase completion | 0> 1 | Toggle> Stop | 0> 1 | 1 |
| | Sector erase wait> Erase start | 0 | Toggle | 0 | 0> 1 |
| | Erase processing> Sector erase suspend (Sector being erased) | 0> 1 | Toggle> 1 | 0 | 1> 0 |
| | Sector erase suspend> Erase restart (Sector being erased) | 1> 0 | 1> Toggle | 0 | 0> 1 |
| | While the sector erase is being suspended> Sector not being erased) | DATA:7 | DATA:6 | DATA | DATA:3 |
| Abnormal | Write operation | DQ7 | Toggle | 1 | 0 |
| operation | Chip/sector erase operation | 0 | Toggle | 1 | 1 |

19.5.1 Data Polling Flag (DQ7)

The data polling flag (DQ7) indicates whether the automatic algorithm is being executed or has been terminated, using the data polling function. Table 19.5-3 "Data Polling Flag Status Transition" and Table 19.5-4 "Data Poling Flag Status Transition" shows the data polling flag status transition.

■ When the Write Operation is Executed.

If read access is made during execution of the automatic write algorithm, the data polling flag (DQ7) outputs the value that inverts data written last. If read access is made after the automatic write algorithm has terminated, DQ7 outputs the address to which the read access was made.

■ When the Chip/Sector Erase Operation is Executed.

If read access is made to the sector currently being erased during execution of the sector erase algorithm, the data polling flag (DQ7) outputs "0". When the sector erase is completed, the data polling flag (DQ7) outputs "1". If read access is made during execution of the chip erase algorithm, the data polling flag (DQ7) outputs "0". When the chip erase is completed, the data polling flag (DQ7) outputs "1".

CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

■ When the Sector Erase Suspend is Executed.

If read access is made while sector erase is halted, the data polling flag (DQ7) outputs "1" if the address to which the read access was made is the sector currently being erased, and otherwise the value read during access (DATA: 7). By referring to this flag together with the toggle bit flag (DQ6), whether the sector erase is halted or which sector is currently being erased can be determined.

Note:

When the automatic algorithm is started, the read/access to the specified address is ignored. As for the data reading, the end of data polling flag (DQ7) is posted, and then other data bit can be output. Therefore, the data read operation after the end of the automatic algorithm should be executed next to the read/access after verifying the end of data polling flag.

Table 19.5-3 Data Polling Flag Status Transition - Status transition during normal operation

| Operating status | Write operation>Completion | Chip/sector erase >Completion | Sector erase wait > Start | Sector erase>Erase suspend (Sector being erased) | Sector erase suspend >Restart (Sector being erased) | During the sector erase suspend (Sector not being erased) |
|------------------|----------------------------|-------------------------------------|---------------------------------|--|---|---|
| DQ7 | DQ7>DATA:7 | 0>1 | 0 | 0>1 | 1>0 | DATA:7 |

Table 19.5-4 Data Poling Flag Status Transition - Status transition during abnormal operation

| Operating status | Write operation | Chip/sector erase operation |
|------------------|-----------------|-----------------------------|
| DQ7 | DQ7 | 0 |

Table 19.5-3 "Data Polling Flag Status Transition" and Table 19.5-4 "Data Poling Flag Status Transition" are extracted from Table 19.5-2 "Hardware Sequence Flag Function List".

19.5.2 Toggle Bit Flag (DQ6)

The toggle bit flag specifies whether the automatic algorithm is being executed or has been terminated, using the toggle bit function, the same as the data polling flag. Table 19.5-5 "Toggle Bit Flag Status Transition" and Table 19.5-6 "Toggle Bit Flag Status Transition" shows the toggle bit flag status transition.

■ When the Write Operation or Chip/Sector Erase Operation is Executed.

If continuous read access is made during execution of the automatic write algorithm or chip/sector erase algorithm is being performed, the toggle bit flag (DQ6) outputs "1" and "0" alternately (toggle output) each time read access is made. If continuous read access is made after the automatic write algorithm or chip/sector erase algorithm is completed, DQ6 outputs the value read each time read access is made.

■ When the Sector Erase Suspend is Executed.

If read access is made while sector erase is halted, the toggle bit flag (DQ6) outputs "1" if the read address is the sector currently being erased. Otherwise, the value read by the read access is output.

Reference:

If the sector to which data should be written is write-protected (sector protection), the toggle output from the toggle bit flag (DQ6) terminates after about 2 μ s without rewriting data. If all sectors to be erased are write-protected (sector protection), DQ6 returns to the read/reset status after toggle output from DQ6 for about 100 μ s without rewriting data.

Table 19.5-5 Toggle Bit Flag Status Transition - Status transition during normal operation

| Operating status | Write operation>Completion | Chip/sector erase >Completion | Sector erase wait > Start | Sector erase>Erase suspend (Sector being erased) | Sector erase suspend >Restart (Sector being erased) | During the sector erase suspend (Sector not being erased) |
|------------------|----------------------------|-------------------------------------|---------------------------------|--|---|---|
| DQ6 | Toggle >DATA:6 | Toggle>Stop | Toggle | Toggle>1 | 1>Toggle | DATA:6 |

Table 19.5-6 Toggle Bit Flag Status Transition - Status transition during abnormal operation

| Operating sta | atus | Write operation | Chip/sector erase operation |
|---------------|------|-----------------|-----------------------------|
| DQ6 | | Toggle | Toggle |

Table 19.5-5 "Toggle Bit Flag Status Transition" and Table 19.5-6 "Toggle Bit Flag Status Transition" are extracted from Table 19.5-2 "Hardware Sequence Flag Function List".

19.5.3 Time Limit Exceeded Flag (DQ5)

The time limit exceeded flag (DQ5) indicates that the automatic algorithm execution time has exceeded the time defined within the flash memory (i.e., internal pulse count). Table 19.5-7 "Transition of the Time Limit Exceeded Flag Status" and Table 19.5-8 "Transition of the Time Limit Exceeded Flag Status " shows the transition of the time limit exceeded flag status.

■ When the Write Operation or Chip/Sector Erase Operation is Executed.

If read access is made after the automatic write algorithm or chip/sector erase algorithm is activated, the timing limit exceeded flag (DQ5) outputs "0" if the execution time is within the defined time (time required for write/erase operation), and "1" if the defined time has passed. DQ5 can determine whether the write/erase operation is successful irrespective of whether the automatic algorithm is being executed or has been completed. When DQ5 outputs "1", it can be assumed that the write operation has failed if the automatic algorithm is being performed by the data polling function or toggle bit function.

For example, if an attempt is made to write "1" to the flash memory bit that contains "0", the flash memory is locked, the automatic algorithm does not terminate, and thus the data polling flag (DQ7) cannot output valid data. The toggle bit flag (DQ6) does not stop its toggle operation, exceeding the time limit and DQ5 outputs "1". "1" output from DQ5 does not indicate that the flash memory is defective. Rather, it indicates that the flash memory was not used correctly, so you need to execute the reset command.

Table 19.5-7 Transition of the Time Limit Exceeded Flag Status - Status transition during normal operation

| Operating status | Write operation>Completion | Chip/sector erase >Completion | Sector erase wait > Start | Sector erase>Erase suspend (Sector being erased) | Sector erase suspend >Restart (Sector being erased) | During the sector erase suspend (Sector not being erased) |
|------------------|----------------------------|-------------------------------------|---------------------------------|--|---|---|
| DQ5 | 0>DATA:5 | 0>1 | 0 | 0 | 0 | DATA:6 |

Table 19.5-8 Transition of the Time Limit Exceeded Flag Status - Status transition during abnormal operation

| Operating status | Write operation | Chip/sector erase operation | | | | |
|------------------|-----------------|-----------------------------|--|--|--|--|
| DQ5 | 1 | 1 | | | | |

Table 19.5-7 "Transition of the Time Limit Exceeded Flag Status" and Table 19.5-8 "Transition of the Time Limit Exceeded Flag Status" are extracted from Table 19.5-2 "Hardware Sequence Flag Function List".

19.5.4 Sector Erase Timer Flag (DQ3)

After starting the sector erase command, the sector erase timer flag (DQ3) indicates whether it is "during the sector erase waiting period." Table 19.5-9 "Sector Erase Timer Flag Status Transition" and Table 19.5-10 "Sector Erase Timer Flag Status Transition" shows the sector erase timer flag status transition.

■ When the Sector Erase Operation is Executed.

If read access is made after the sector erase command is activated, the sector erase timer flag (DQ3) outputs "0" if the execution time is within the sector erase wait period, and "1" if the sector erase wait period has passed.

When the erase algorithm is being executed by the data polling function or toggle bit function (DQ7="0", DQ6=toggle output), the sector erase is being performed if DQ3 outputs "1". Then, if a command other than the erase halt command is set, the command is ignored until the erase is terminated.

When DQ3 outputs "0", flash memory accepts write operation of sector erase code. Be sure to perform the write operation of the sector erase code after making sure that the output from DQ3 is "0". When DQ3 outputs "1", no sector erase command is accepted.

■ When the Sector Erase Operation is Executed.

If read access is made while the sector erase is halted, DQ3 outputs "1" if the read address is the sector being erased. Otherwise, the value read during access is output.

Table 19.5-9 Sector Erase Timer Flag Status Transition - Status transition during normal operation

| Operating status | Write operation>Completion | Chip/sector erase >Completion | Sector erase wait > Start | Sector erase>Erase suspend (Sector being erased) | Sector erase suspend >Restart (Sector being erased) | During the sector erase suspend (Sector not being erased) |
|---------------------|----------------------------|-------------------------------------|---------------------------------|--|---|---|
| DQ3 | 0>DATA:3 | 1 | 0>1 | 1>0 | 0>1 | DATA:3 |

Table 19.5-10 Sector Erase Timer Flag Status Transition - Status transition during abnormal operation

| Operating status | Write operation | Chip/sector erase operation | | | | |
|------------------|-----------------|-----------------------------|--|--|--|--|
| DQ3 | 0 | 1 | | | | |

Table 19.5-9 "Sector Erase Timer Flag Status Transition" and Table 19.5-10 "Sector Erase Timer Flag Status Transition" are extracted from Table 19.5-2 "Hardware Sequence Flag Function List".

19.6 Detailed Explanation on the Flash Memory Write/Erase

This section explains the procedures for issuing the command to start the automatic algorithm, reading/resetting the flash memory, writing the data to the flash memory, erasing the chip, erasing the sector, suspending the sector erase, and restarting the sector erase.

■ Detailed Explanation on the Flash Memory Write/Erase

The read/reset, write, chip erase, sector erase, sector erase suspend, or erase start operation can be performed by the automatic algorithm which can be started by setting the command sequence (see Section 19.4 "Starting the Flash Memory Automatic Algorithm") to each bus write cycle. The write cycles to the respective buses must be executed continuously. The ending time of the automatic algorithm can be notified by the data polling function and so on. After the normal end of the automatic algorithm, the flash memory returns to the read/reset status.

Details of the operations of read/reset, write, chip erase, sector erase, sector erase suspend, and sector erase restart are explained from Section 19.6.1, "Setting the Write/Reset Status" to Section 19.6.6, "Restarting the Sector Erase".

19.6.1 Setting the Write/Reset Status

This section explains the procedure of issuing the read/reset command and setting the flash memory to the read/reset status.

■ Setting the Write/Reset Status

To set the flash memory to the read/reset status, send the read/reset command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory continuously.

There are two types of read/reset command sequences. However, these command sequences have no essential difference.

The read/reset status is the initial status of the flash memory. When the power supply is turned on, or when the command is normally terminated, the flash memory is always set to the read/reset status. The read/reset status means the status of the flash memory that is waiting for another command to be input.

In the read/reset status, data can be read from the flash memory by executing a usual read/access command. The data can be program-accessed from CPU same as the mask ROM. This command is not required to make read access to the flash memory.

If the command has not terminated normally, use the read/reset command to initialize the automatic algorithm.

19.6.2 Writing the Data

This section explains the procedure of issuing the write command and writing the data to the flash memory. Figure 19.6-1 "Example of Procedure of Writing the Data to the Flash Memory" shows an example of procedure of writing data to the flash memory.

■ Writing the Data

To activate the automatic data write algorithm of the flash memory, send the write command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory continuously. When the data write operation to the target address in the 4th cycle has been terminated, the automatic algorithm is started for automatic writing.

■ How to Specify the Address

Only even addresses can be specified as the write address in the write data cycle. If an odd address is specified, data cannot be correctly written. That is, it is necessary to write the data in units of words to even addresses.

Data can be written to the flash memory, and any address sequence may be specified, even if data has been written across the sector boundary. However, only one-word data can be written by executing the write command once.

■ Notes on Writing the Data

It is not possible to convert the bit data from "0" back into "1" by reading data. If the bit data "1" is written to the bit data "0", the data polling algorithm or toggle operation does not terminate and the flash memory elements are determined to be defective. Then, the time limit exceeded flag (DQ5) is set to "1" after the defined time for write operation has passed or the bit data "1" appears to have been written but is not actually done. If data is read in the read/reset status, the bit data read from the flash memory is "0". The erase operation is required to convert the bit data from "0" back to "1".

All commands are ignored while automatic writing is being performed. Note that the data at the address for writing is not assurred if the hardware is reset during automatic writing.

■ Procedure of Writing the Data to the Flash Memory

Using the hardware sequence flag (see Section 19.5 "Confirming the Automatic Algorithm Execution State"), the status of the automatic algorithm within the flash memory can be determined. Here, the data polling flag (DQ7) is used for verifying the end of writing.

The data reading for checking the flag is started from the last-written address. The data polling flag (DQ7) is changed at the same time when the time limit exceeded flag (DQ5) is changed, so the data polling flag (DQ7) must be rechecked even if the time limit exceeded flag (DQ5) is "1."

Similarly, the toggle bit flag (DQ6) stops the toggle operation at the same time when the time limit exceeded flag (DQ5) is changed to "1", so the toggle bit flag (DQ6) must be rechecked.




Figure 19.6-1 Example of Procedure of Writing the Data to the Flash Memory

19.6.3 Erasing the Data (Chip Erase)

This section explains the procedure of issuing the chip erase command and erasing all the data in the flash memory.

■ Erasing the data (Chip erase)

To erase all of the data from the flash memory, send the chip erase command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory.

The chip erase command is executed by executing the bus operation six times. When the 6th-cycle write operation has been completed, the chip erase operation is started. The user need not write the data to the flash memory before chip erase operation. During the automatic erase algorithm execution, the flash memory writes data "0" to all the cells and verifies them before they are automatically erased.

19.6.4 Erasing the Data (Sector Erase)

This section explains the procedure of issuing the sector erase command and erasing any sector from the flash memory. This command enables each sector to be erased, and two or more sectors to be specified at the same time.

■ Erasing the data (Sector erase)

To erase an arbitrary sector from the flash memory, send the sector erase command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory.

Method of Specifying a Sector

The sector erase command is executed by executing the bus operation six times. The sector erase wait of $50\mu s$ is started by writing the sector erase code (30_H) to any accessible even address in the target sector in the 6th-cycle bus operation. To erase two or more sectors, the erase code (30_H) should be written to the address in the target sector just after the above operation.

■ Notes on Specifying Two or More Sectors

The erase operation is started after the last sector erase code is written and the sector erase wait period of $50\mu s$ is terminated. Thus, the next erase sector address and erase code (i.e. in the 6th cycle of the command sequence) must be input each within $50\mu s$ to erase two or more sectors simultaneously, which may not be accepted later than $50\mu s$. It can be checked whether the succeeding sector erase code write operation is valid, using the sector erase timer flag (DQ3). In this case, the address from which the sector erase timer flag (DQ3) is read must indicate the sector to be erased.

■ Procedure of Erasing a Sector

Using the hardware sequence flag (see Section 19.5 "Confirming the Automatic Algorithm Execution State"), the status of the automatic algorithm within the flash memory can be determined. Figure 19.6-2 "Example of Procedure of Erasing the Sector from the Flash Memory" shows an example of procedure of erasing the sector from the flash memory. Here, the toggle bit flag (DQ6) is used for verifying the end of writing. Note that data to be used for checking the flag is read from the sector to be erased.

The toggle bit flag (DQ6) stops the toggle operation at the same time when the time limit exceeded flag (DQ5) is changed to "1", so the toggle bit flag (DQ6) must be rechecked even if the time limit exceeded flag (DQ5) is "1."

Similarly, the data polling flag (DQ7) is changed at the same time when the time limit exceeded flag (DQ5) is changed, so the data polling flag (DQ7) must be rechecked.




Figure 19.6-2 Example of Procedure of Erasing the Sector from the Flash Memory

19.6.5 Suspending the Sector Erase

This section explains the procedure of issuing the sector erase suspend command and suspending the erase of a sector from the flash memory. This command can read the data from the sector not being erased.

■ Suspending the Sector Erase

To suspend the sector erase from the flash memory, send the sector erase suspend command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory.

The sector erase suspend command suspends the sector erase operation, and enables the data reading from the sector not being erased. In this case, only the read operation can be executed, but the write operation cannot be done. This command is valid only during the sector erase operation including the erase waiting time, but it is ignored during the chip erase operation or the write operation.

This command is executed by writing the erase suspend code $(B0_H)$. In this case, the address must indicate an address within the flash memory. During the erase suspend operation, the reissued erase suspend command is ignored.

If the sector erase suspend command is input during the sector erase waiting period, the sector erase wait is immediately terminated to stop the erase operation, and the flash memory enters the erase stop status. If the sector erase suspend command is input during the sector erase operation after the sector erase waiting period, the flash memory enters the erase suspend status after a lapse of up to $15\mu s$.

19.6.6 Restarting the Sector Erase

This section explains the procedure of issuing the sector erase restart command and restarting the operation of erasing a sector from the flash memory, which has been suspended.

■ Restarting the Sector Erase

To restart the suspended sector erase, send the sector erase restart command in the command sequence table (See Table 19.4-1 "Command Sequence Table") from the CPU to the flash memory.

The sector erase restart command is used to restart the sector erase operation when the flash memory is in the sector erase suspend status caused by the sector erase suspend command. This command is executed by writing the erase restart code $(30_{\rm H})$. In this case, the address must indicate an address within the flash memory area.

However, the sector erase restart command issued during the sector erase operation is ignored.

19.7 Programming Example of 512K-Bit Flash Memory

This section presents a programming example for the use of 512K-bit (64K bytes) flash memory.

■ Programming Example Using 512K-Bit Flash Memory

```
NAME FLASHWE
            TITLE FLASHWE
;-----
;512k-FLASH Sample program for 512-Kb FLASH
;1: Transfer the program from the flash memory (address:
   FFBC00H sector: SA2) to RAM (address: 000700H).
;2: Run the transferred program in RAM.
;3: Write the value of PDR1 to the flash memory (address:
   FF0000H sector: SA0).
;4: Read the written value (address: FF0000H sector: SA0),
   and output the value to PDR2.
;5: Erase the sector (SAO) to which the value was written.
;6: Output a confirmation that the data was erased.
; Requirements:
              - Number of bytes transferred to RAM: 100 H (256 B)
;
              - Determination that writing or erasing has ended
;
                Determined via DQ5 (timing limit exceeded flag)
                Determined via DQ6 (toggle bit flag)
;
                Determined via RDY (FMCS)
              - Error handling
                Output Hi to P00 to P07.
                Issue a reset command.
RESOUS IOSEG ABS=00
                           ; "RESOUS" I/O segment definition
     ORG 0000H
PDR0 RB 1
PDR1
      RB
PDR2 RB
           1
PDR3 RB
           1
      ORG 0010H
DDR0
      RB
DDR1
      RB
           1
DDR2
     RB
DDR3
      RB
           1
      ORG 00A1H
CKSCR RB 1
      ORG 00AEH
FMCS
      RB
      ORG 006FH
ROMM
      RB
RESOUS ENDS
SSTA
      SSEG
```

CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

```
RW
         0127H
STA_T
     RW
         1
     ENDS
SSTA
;
DATA
     DSEG
         ABS=0FFH
                     ;Flash command address
         5554H
     ORG
COMADR2 RW
         1
     ORG
         0AAAAH
COMADR1 RW
         1
DATA
     ENDS
; Main program (SA1)
CODE
     CSEG
START:
     ;Initialization
     VOM
         CKSCR, #0BAH
                     ;Set a frequency multiplier of
three.
     VOM
         RP,#0
     VOM
         A,#!STA_T
     VOM
         SSB,A
     MVVOM
         A, #STA_T
     MVVOM
         SP,A
         ROMM, #00H
     VOM
                     ;Mirror OFF
     VOM
         PDR0, #00H
                     ;For error check
         DDR0,#0FFH
     MOV
     VOM
         PDR1,#00H
                     ;Data input port
     MOV
         DDR1,#00H
     MOV
         PDR2,#00H
                     ;Data output port
         DDR2,#0FFH
     VOM
     ;The flash memory write/erase program (FFBC00H) is
      transferred to RAM (1500H address).
     MOVW A,#0700H
                     ;Destination RAM area
     MVVOM
        A,#0BC00H
                     ;Source address (location of
                      program)
     MVVOM
         RW0,#100H
                     ; Number of bytes of data
                      transferred to RAM
     MOVS
                     ;Transfer 100H from FFBC00H
         ADB, PCB
                      to 000700H.
     CALLP 000700H
                     ;Jump to the address where the
                      transferred program exists.
     ;Data output
     OUT
     VOM
         A,#0FEH
         ADB, A
     VOM
     MVVOM
         RW2,#0000H
     MVVOM
         A,@RW2+00
         PDR2,A
     VOM
END
     JMP
CODE
     ENDS
; Flash program write/erase program (SA2)
```

```
RAMPRG
     CSEG ABS=0FFH
     ORG
          0BC00H
;
      ;
     Initialization
      MOVW RW0,#0500H
                       ;RWO:Reserve RAM space for input
                        area 00:0500 to
     MVVOM
          RW2,#0000H
                       ;RW2:Flash memory write address
                        FF:0000 to
     MOV
          A,#00H
                       ;DTB modification
     MOV
          DTB,A
                       ;Bank specification for @RWO
          A,#0FFH
                       ;ADB modification 1
     MOV
     MOV
          ADB,A
                       ;Bank specification for write mode
                        specification address
     MOV
          PDR3,#00H
                       ;Switch initialization
          DDR3,#00H
     MOV
;
WAIT1
     BBC
          PDR3:0,WAIT1
                       ;Writing starts if PDR3:0 Hi.
; Write (SAO)
A,PDR1
     VOM
     MOVW @RW0+00,A
                       ; PDR1 data is stored in RAM.
                       ;Write mode setting
     VOM
          FMCS, #20H
     MOVW ADB: COMADR1, #00AAH; Flash write command 1
          ADB:COMADR2,#0055H;Flash write command 2
     MOVW
          ADB:COMADR1,#00A0H;Flash write command 3
     MOVW
;
     MVVOM
                       ; Input data (RWO) is written
         A,@RW0+00
                        to flash memory (RW2).
     MOVW @RW2+00,A
WRITE
      ; Wait time check
      If the "time-limit-exceeded" check flag is set while
;
      toggling is on, branches to ERROR.
;
      MOVW A,@RW2+00
     AND
          A,#20H
                       ;DO5 time limit check
                       ;Time limit exceeded
          NTOW
     BZ
          A,@RW2+00
                       ; AH
     MOVW
     MVVOM
          A,@RW2+00
                       ;AL
                       ; XOR of AH and AL (1 when the values
     XORW
         Α
                        are different.)
                       ; Checks whether the DQ6 toggle bit
     AND
          A,#40H
                        is different.
                       ; If it is different, branches to
     BNZ
          ERROR
ERROR
      ;
     Write-end check (FMCS-RDY)
;
      ;
NTOW
     MOVW A, FMCS
     AND
          A,#10H
                       ;FMCS RDY bit (4 bit) is extracted.
     B7.
          WRITE
                       ; Verifies that writing has ended.
     VOM
          FMCS,#00H
                       ;Write mode is released.
```

CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

```
; Write data output
      MOVW RW2,#0000H
                         ;Write data output
      MOVW A,@RW2+00
      VOM
          PDR2,A
WAIT2
      BBC
          PDR3:1,WAIT2
                        ; If PDR3:1 Hi, erasing of the sector
starts.
; Erasing sectors (SAO)
MOVW @RW2+00,#0000H
                        ;Address initialization
      VOM
           FMCS, #20H
                         ; Erase mode setting
          ADB:COMADR1,#00AAH;Flash memory erase command 1
      MVVOM
      MVVOM
          ADB:COMADR2,#0055H;Flash memory erase command 2
          ADB:COMADR1,#0080H;Flash memory erase command 3
      MVVOM
      MVVOM
          ADB:COMADR1,#00AAH;Flash memory erase command 4
      MOVW
          ADB:COMADR2,#0055H;Flash memory erase command 5
      MOVW @RW2+00,#0030H
                         ; Issuing the erase command
                         to the sector to be erased. 6
ELS
      ;Wait-time check
      ;
      When the "time-limit-exceeded" check flag is set and
;
      toggling is on, branches to ERROR.
      When the "time-limit-exceeded" check flag is set and
;
      toggling is on, branches to ERROR.
      MOVW A, @RW2+00
      AND
           A,#20H
                         ;DQ5 time limit check
      BZ
          NTOE
                         ;Time limit exceeded
      MOVW
          A,@RW2+00
                         ;AH From DQ6 during writing
          A,@RW2+00
                         ;AL Hi and Low are output
      MOVW
                         alternately by each read.
      XORW A
                         ;XOR of AH and AL (If the
                         DO6 value is toggled,
                         X OR is 1, indicating that
                         writing is in progress.)
                         ; Checks whether the DQ6
      AND
          A, #40H
                         toggle bit is Hi.
      BNZ
                         ; If the bit is Hi, branches to ERROR
           ERROR
; Erase-end check (FMCS-RDY)
NTOE
      MOVW A, FMCS
      AND
                          ;FMCS RDY bit (4 bit) is extracted.
          A,#10H
      BZ
                          ; Verifies that erasing of
           ELS
                          the sector has ended.
      MOV
          FMCS, #00H
                          ;Flash memory erase mode is
                          released.
      RETP
                          ; Returns to the main program.
; Error
ERROR
      MOV
          ADB: COMADR1, #0F0H
                         ;Reset command (enabling
                          data reading)
```

19.7 Programming Example of 512K-Bit Flash Memory

```
MOV
           FMCS,#00H
                            ;Flash command mode is released.
           PDR0,#0FFH
                            ;Confirmation of error processing.
      VOM
                           ; Returns to the main program.
      RETP
      ENDS
RAMPRG
VECT
      CSEG ABS=0FFH
      ORG
           OFFDCH
      DSL
           START
      DB
           00H
VECT
      ENDS
;
      END
           START
```

CHAPTER 19 512K-BIT (64 KB) FLASH MEMORY

CHAPTER 20 1M-BIT (128KB) FLASH MEMORY

This chapter describes the functions and operations of the 1M-bit (128KB) flash memory of the MB90F568.

- Parallel programmer
- Serial dedicated programmer
- Write/erase operation by program execution

This chapter provides an explanation for the above item "Write/erase operation by program execution."

- 20.1 "Overview of the 1M-Bit Flash Memory"
- 20.2 "1M-Bit Flash Memory Sector Configuration"
- 20.3 "Flash Memory Control Status Register (FMCS)"
- 20.4 "Starting the Flash Memory Automatic Algorithm"
- 20.5 "Confirming the Automatic Algorithm Execution State"
- 20.6 "Detailed Explanation of Writing to and Erasing Flash Memory"

20.1 Overview of the 1M-Bit Flash Memory

he 1M-bit flash memory is mapped to the FC to FF banks in the CPU memory map. The functions of the flash memory interface circuit enable read-access and programaccess from the CPU in the same way as mask ROM. Instructions from the CPU can be used via the flash memory interface circuit to write data to and erase data from the flash memory. Internal CPU control therefore enables rewriting of the flash memory while it is mounted. As a result, improvements in programs and data can be performed efficiently.

However, no selector operation such as the enable sector protect can be used.

■ Characteristics of the 1M-Bit Flash Memory

- Sectors of 128K words x 8/32K words x 16 bits (16K+8K+8K+32K+64K)
- Use of automatic program algorithm (Embedded Algorithm: Equivalent to MBM29F400TA)
- Erase pause/restart function provided
- Detection of completion of writing/erasing using data polling or toggle bit functions
- Detection of completion of writing/erasing using CPU interrupts
- · Compatibility with the JEDEC standard-type command
- Sector erase function (any combination of sectors)
- Minimum of 10,000 write/erase operations

"Embedded Algorithm" is the trademark of Advanced Micro Device.

■ Writing to/Erasing Flash Memory

The flash memory cannot be written to and read at the same time. That is, when data is written to or erased from the flash memory, the program in the flash memory must first be copied to RAM. The entire process is then executed in RAM so that data is simply written to the flash memory. This eliminates the need for the program to access the flash memory from the flash memory itself.

■ Register on the Flash Memory

O Flash memory control status register (FMCS)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | ⇐ Bit No. |
|---------------|------------------|-------|--------|-------|-----|----------|-----|-----|-------|-----------|
| Address: 0000 |)AE _H | INTE | RDYINT | WE | RDY | Reserved | - | - | LPM | FMCS |
| Read/write | \Rightarrow | (R/W) | (R/W) | (R/W) | (R) | (W) | (W) | (W) | (R/W) | _ |
| Initial value | \Rightarrow | (0) | (0) | (0) | (0) | (0) | (-) | (-) | (0) | |

20.2 1M-Bit Flash Memory Sector Configuration

Figure 20.2-1 "1M-Bit (128KB) Flash Memory Sector Configuration" shows the sector configuration in the 1M-bit flash memory. The address indicated in Figure 20.2-1 "1M-Bit Flash Memory Sector Configuration" is classified into the upper address and lower address of each sector.

■ Sector Configuration

For access from the CPU, SA0 is allocated to the FE bank register and SA1 to SA6 are allocated to the FF bank register.

Figure 20.2-1 1M-Bit (128KB) Flash Memory Sector Configuration

| Flash memory | CPU address | Programmer address * |
|----------------|---------------------|----------------------|
| SA6(16K bytes) | FFFFFFH | 7FFFF _H |
| | FFC000H | 7С000н |
| SA3(8K bytes) | FFBFFFH | 7BFFFн |
| | FFA000H | 7А000н |
| SA2(8K bytes) | FF9FFF _H | 79FFFн |
| , , | FF8000⊦ | 78000н |
| SA1(32K bytes) | FF7FFF _H | 77FFFн |
| , , , | FF0000н | 70000н |
| SA0(64K bytes) | FEFFFFH | 6FFFFн |
| | FE0000H | 60000н |


^{*} Programmer address

The programmer address is equivalent to the CPU address when writing the data to the flash memory using the parallel programmer. If the write/erase operation is executed using the general-purpose programmer, the write/erase operation is executed using this address.

20.3 Flash Memory Control Status Register (FMCS)

The flash memory control status register (FMCS), together with the flash memory interface circuit, is used to write data to and erase data from the flash memory.

■ Flash Memory Control Status Register (FMCS)



O Explanation of Bits

[Bit 7] INTE (interrupt enable)

This bit generates an interrupt to the CPU when flash memory write/erase terminates.

An interrupt to the CPU is generated when the INTE and RDYINT bits are 1. No interrupt is generated when the INTE bit is 0.

- 0: Disables interrupts when write/erase terminates.
- 1: Enables interrupts when write/erase terminates.

[Bit 6] RDYINT (ready interrupt)

This bit indicates the operating state of the flash memory.

This bit is set to 1 when flash memory write/erase terminates. Data cannot be written to or erased from the flash memory while this bit is 0 after a flash memory write/erase. Flash memory write/erase is enabled when write/erase terminates and this bit is set to 1.

Writing 0 clears this bit to 0. Writing 1 is ignored. This bit is set to 1 at the termination timing of the flash memory automatic algorithm (see Section 20.4 "Starting the Flash Memory Automatic Algorithm"). When the read-modify-write (RMW) instruction is used, 1 is always read.

- 0: Write/erase is being executed.
- 1: Write/erase has terminated (interrupt request generated).

[Bit 5] WE (write enable)

This bit enables writing to the flash memory area.

When this bit is 1, writing after the command sequence (see Section 20.4 "Starting the Flash Memory Automatic Algorithm") is issued to the FC to FF bank writes to the flash memory area. When this bit is 0, the write/erase signal is not generated. This bit is used when the flash memory write/erase command is started.

If write/erase is not performed, it is recommended that this bit be set to 0 to prevent data from being mistakenly written to the flash memory.

- 0: Disables flash memory write/erase.
- 1: Enables flash memory write/erase.

[Bit 4] RDY (ready)

This bit enables flash memory write/erase.

Flash memory write/erase is disabled while this bit is 0. However, Suspend commands, such as the Read/Reset command and Sector Erase Suspend command, can be accepted even if this bit is 0.

- 0: Write/erase is being executed.
- 1: Write/erase has terminated (next data write/erase enabled).

[Bit 3] Reserved bit

These bits are reserved for testing. During regular use, they should always be set to 0.

[Bits 2 and 1] Free bits

During regular use, they should always be set to 0.


[Bit 0] LPM (low power mode)

Setting LPM bit to "1" minimizes the select signal to flash memory when flash memory is accessed, thereby suppressing the power consumption of the main unit of flash memory. However, because the access time when this bit is 1 is considerably longer than the access time when this bit is 0, flash memory access is impossible when the CPU operates at high speed. Operate the CPU at a frequency of 4 MHz or lower when using this mode.

- 0: Normal power consumption mode
- 1: Low-power consumption mode (The CPU operates at an internal operating frequency of 4 MHz or lower.)

Note:

The RDYINT and RDY bits cannot be changed at the same time. Create a program so that decisions are made using one or the other of these bits.



20.4 Starting the Flash Memory Automatic Algorithm

Four types of commands are available for starting the flash memory automatic algorithm: Read/Reset, Write, and Chip Erase. Control of suspend and restart is enabled for sector erase.

■ Command Sequence Table

Table 20.4-1 "Command Sequence Table" lists the commands used for flash memory write/ erase. All of the data written to the command register is in bytes, but use word access to write. The data in the high-order bytes at this time is ignored.

Table 20.4-1 Command Sequence Table

| Command Bus write | | 1st bus | | 2nd bu | | 3rd bus | | 4th bu | | 5th bus | | 6th bus | |
|----------------------------------|--------|---------|------------|------------|-------------|-------------|--------------|---------------|--------------|------------|-------------|--------------|------|
| sequence | access | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data |
| Read/Reset (*1) | 1 | FxXXXX | XXF0 | - | - | - | - | - | - | - | - | - | - |
| Read/Reset (*1) | 4 | FxAAAA | XXAA | Fx5554 | XX55 | FxAAAA | XXF0 | RA | RD | - | - | - | - |
| Write program | 4 | FxAAAA | XXAA | Fx5554 | XX55 | FxAAAA | XXA0 | PA (even) | PD (word) | - | - | - | - |
| Chip Erase | 6 | FxAAAA | XXAA | Fx5554 | XX55 | FxAAAA | XX80 | FxAAAA | XXAA | Fx5554 | XX55 | FxAAAA | XX10 |
| Sector Erase | 6 | FxAAAA | XXAA | Fx5554 | XX55 | FxAAAA | XX80 | FxAAAA | XXAA | Fx5554 | XX55 | SA (even) | XX30 |
| Sector Erase Suspend Entering ad | | | ddress FxX | XXX data | (xxB0H) sus | spends era | sing during | sector eras | se. | | | | |
| Sector Erase Restart Ent | | | Entering a | ddress FxX | XXX data (| (xx30H) res | tarts erasir | ng after eras | sing is susp | ended duri | ng sector e | erase. | |

Note:

- The addresses Fx in the table mean FF and FE. Use these addresses as the access target bank values for operations.
- The addresses in the table are the values in the CPU memory map. All addresses and data are represented using hexadecimal notation. However, the letter X is an optional value.
- RA: Read address
- PA: Write address. Only even addresses can be specified.
- SA: Sector address. See Section 20.2 "1M-Bit Flash Memory Sector Configuration".
- · RD: Read data

PD: Write data. Only word data can be specified.

*1 Both of the two types of Read/Reset commands can reset the flash memory to read mode.

20.5 Confirming the Automatic Algorithm Execution State

Because the write/erase flow of the flash memory is controlled using the automatic algorithm, the flash memory has hardware for posting its internal operating state and completion of operation. This automatic algorithm enables confirmation of the operating state of the built-in flash memory using the following hardware sequences.

■ Hardware Sequence Flags

The hardware sequence flags are configured from the five-bit output of DQ7, DQ6, DQ5, and DQ3. The functions of these bits are those of the data polling flag (DQ7), toggle bit flag (DQ6), timing limit exceeded flag (DQ5), and sector erase timer flag (DQ3). The hardware sequence flags can therefore be used to confirm that writing or chip sector erase has been completed or that erase code write is valid.

The hardware sequence flags can be accessed by read-accessing the addresses of the target sectors in the flash memory after setting of the command sequence (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm"). Table 20.5-1 "Bit Assignments of Hardware Sequence Flags" lists the bit assignments of the hardware sequence flags.

Table 20.5-1 Bit Assignments of Hardware Sequence Flags

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------|-----|-----|-----|---|-----|---|---|---|
| Hardware sequence flag | DQ7 | DQ6 | DQ5 | - | DQ3 | - | - | - |

To determine whether automatic writing or chip sector erase is being executed, the hardware sequence flags can be checked or the status can be determined from the RDY bit of the flash memory control register (FMCS) that indicates whether writing has been completed. After writing/erasing has terminated, the state returns to the read/reset state. When creating a program, use one of the flags to confirm that automatic writing/erasing has terminated. Then, perform the next processing operation, such as data read. In addition, the hardware sequence flags can be used to confirm whether a second or subsequent sector erase code write is valid. The following sections describe each hardware sequence flag separately. Table 20.5-2 "Hardware Sequence Flag Functions" lists the functions of the hardware sequence flags.

Table 20.5-2 Hardware Sequence Flag Functions

| | State | DQ7 | DQ6 | DQ5 | DQ3 |
|-------------------------|---|----------------|-------------------|--------------|--------------|
| State change for normal | Write> Write completed (write address specified) | DQ7> DATA:7 | Toggle> DATA:6 | 0> DATA:5 | 0> DATA:3 |
| operation | Chip/sector erase> Erase completed | 0> 1 | Toggle> Stop | 0> 1 | 1 |
| | Sector erase wait> Erase started | 0 | Toggle | 0 | 0> 1 |
| | Erase> Sector erase suspended (sector being erased) | 0> 1 | Toggle> | 0 | 1> 0 |
| | Sector erase suspend> Erase restarted (sector being erased) | 1> 0 | 1> Toggle | 0 | 0> 1 |
| | Sector erase suspended (sector not being erased) | DATA:7 | DATA:6 | DATA:5 | DATA:3 |
| Abnormal | Write | DQ7 | Toggle | 1 | 0 |
| operation | Chip/sector erase | 0 | Toggle | 1 | 1 |

20.5.1 Data Polling Flag (DQ7)

The data polling flag (DQ7) uses the data polling function to post that the automatic algorithm is being executed or has terminated.

■ Data Polling Flag (DQ7)

Table 20.5-3 "Data Polling Flag State Transitions (state change for normal operation)" and Table 20.5-4 "Data Polling Flag State Transitions (state change for abnormal operation)" list the state transitions of the data polling flag.

Table 20.5-3 Data Polling Flag State Transitions (state change for normal operation)

| Operating state | Write> Completed | Chip/sector erase> Completed | Sector erase wait> Started | Sector erase> Erase suspend (sector being erased) | Sector erase suspend> Restarted (sector being erased) | Sector erase suspended (sector not being erased) |
|--------------------|---------------------|------------------------------------|----------------------------------|---|---|---|
| DQ7 | DQ7> DATA:7 | 0> 1 | 0 | 0> 1 | 1> 0 | DATA:7 |

Table 20.5-4 Data Polling Flag State Transitions (state change for abnormal operation)

| Operating state | Write | Chip/sector erase |
|-----------------|-------|-------------------|
| DQ7 | DQ7 | 0 |

Write

Read-access during execution of the automatic write algorithm causes the flash memory to output the opposite data of bit 7 last written, regardless of the value at the address specified by the address signal. Read-access at the end of the automatic write algorithm causes the flash memory to output bit 7 of the read value of the address specified by the address signal.

O Chip/sector erase

For a sector erase, read-access during execution of the chip erase/sector erase algorithm causes the flash memory to output 0 from the sector currently being erased. For a chip erase, read-access causes the flash memory to output 0 regardless of the value at the address specified by the address signal. Read-access at the end of the automatic write algorithm causes the flash memory to output 1 in the same way.

O Sector erase suspend

Read-access for an access from sector erase suspend causes the flash memory to output 1 if the address specified by the address signal belongs to the sector being erased. The flash memory outputs bit 7 (DATA: 7) of the read value at the address specified by the address signal if the address specified by the address signal does not belong to the sector being erased. Referencing this flag together with the toggle bit flag (DQ6) enables a decision to be made on whether the flash memory is in the erase suspended state and which sector is being erased.

Note:

When the automatic algorithm is being started, read-access to the specified address is ignored. Since termination of the data polling flag (DQ7) can be accepted for a data read and other bits output, data read after the automatic algorithm has terminated should be performed after read-access has confirmed that data polling has terminated.

20.5.2 Toggle Bit Flag (DQ6)

Like the data polling flag, the toggle bit flag (DQ6) uses the toggle bit function to post that the automatic algorithm is being executed or has terminated.

■ Toggle Bit Flag (DQ6)

Table 20.5-5 "Toggle Bit Flag State Transitions (state change for normal operation)" and Table 20.5-6 "Toggle Bit Flag State Transitions (state change for abnormal operation)" list the state transitions of the toggle bit flag.

Table 20.5-5 Toggle Bit Flag State Transitions (state change for normal operation)

| Operating state | Write> Completed | Chip/sector erase> Completed | Sector erase wait> Started | Sector erase> Erase suspend (sector being erased) | Sector erase suspend> Restarted (sector being erased) | Sector erase suspended (sector not being erased) |
|--------------------|---------------------|------------------------------------|----------------------------------|---|---|---|
| DQ6 | Toggle> DATA:6 | Toggle> Stop | Toggle | Toggle> 1 | 1> Toggle | DATA:6 |

Table 20.5-6 Toggle Bit Flag State Transitions (state change for abnormal operation)

| Operating state | Write | Chip/sector erase |
|-----------------|--------|-------------------|
| DQ6 | Toggle | Toggle |

Write/chip sector erase

Continuous read-access during execution of the automatic write algorithm and chip/sector erase algorithm causes the flash memory to toggle the 1 or 0 state for every read cycle, regardless of the value at the address specified by the address signal. Continuous read-access at the end of the automatic write algorithm and chip/sector erase algorithm causes the flash memory to stop toggling bit 6 and output bit 6 (DATA: 6) of the read value of the address specified by the address signal.

Sector erase suspend

Read-access during a sector erase suspend causes the flash memory to output 1 if the address specified by the address signal belongs to the sector being erased. The flash memory outputs bit 6 (DATA: 6) of the read value at the address specified by the address signal if the address specified by the address signal does not belong to the sector being erased.

Note:

For a write, if the sector where data is to be written is rewrite-protected, the toggle bit terminates the toggle operation after approximately 2 μs and without any data being rewritten.

For an erase, if all of the selected sectors are write-protected, the toggle bit performs toggling for approximately 100 μ s and then returns to the read/reset state without any data being rewritten.

20.5.3 Timing Limit Exceeded Flag (DQ5)

The timing limit exceeded flag (DQ5) is used to post that execution of the automatic algorithm has exceeded the time (internal pulse count) prescribed in the flash memory.

■ Timing Limit Exceeded Flag (DQ5)

Table 20.5-7 "Timing Limit Exceeded Flag State Transitions (state change for normal operation)" and Table 20.5-8 "Timing Limit Exceeded Bit Flag State Transitions (state change for abnormal operation)" list the state transitions of the timing limit exceeded flag.

Table 20.5-7 Timing Limit Exceeded Flag State Transitions (state change for normal operation)

| Operating state | Write> Completed | Chip/sector erase> Completed | Sector erase wait> Started | Sector erase> Erase suspend (sector being erased) | Sector erase suspend> Restarted (sector being erased) | Sector erase suspended (sector not being erased) |
|--------------------|---------------------|------------------------------------|----------------------------------|---|---|---|
| DQ5 | 0> DATA:5 | 0> 1 | 0 | 0 | 0 | DATA:5 |

Table 20.5-8 Timing Limit Exceeded Bit Flag State Transitions (state change for abnormal operation)

| Operating state | Write | Chip/sector erase |
|-----------------|-------|-------------------|
| DQ5 | 1 | 1 |

O Write/chip sector erase

Read-access after write or chip/sector erase automatic algorithm activation causes the flash memory to output 0 if the time is within the prescribed time (time required for write/erase) or to output 1 if the prescribed time has been exceeded. Because this is done regardless of whether the automatic algorithm is being executed or has terminated, it is possible to determine whether write/erase was successful or unsuccessful. That is, when this flag outputs 1, writing can be determined to have been unsuccessful if the automatic algorithm is still being executed by the data polling function or toggle bit function.

For example, writing 1 to a flash memory address where 0 has been written will cause the fail state to occur. In this case, the flash memory will lock and execution of the automatic algorithm will not terminate. As a result, valid data will not be output from the data polling flag (DQ7). In addition, the toggle bit flag (DQ6) will exceed the time limit without stopping the toggle operation and the timing limit exceeded flag (DQ5) will output 1. Note that this state indicates that the flash memory is not faulty, but has been used correctly. When this state occurs, execute the Reset command.

20.5.4 Sector Erase Timer Flag (DQ3)

The sector erase timer flag (DQ3) is used to post whether the automatic algorithm is being executed during the sector erase wait period after the Sector Erase command has been started.

■ Sector Erase Timer Flag (DQ3)

Table 20.5-9 "Sector Erase Timer Flag State Transitions (state change for normal operation)" and Table 20.5-10 "Sector Erase Timer Flag State Transitions (state change for abnormal operation)" list the state transitions of the sector erase timer flag.

Table 20.5-9 Sector Erase Timer Flag State Transitions (state change for normal operation)

| Operating state | Write> Completed | Chip/sector erase> Completed | Sector erase wait> Started | Sector erase> Erase suspend (sector being erased) | Sector erase suspend> Restarted (sector being erased) | Sector erase suspended (sector not being erased) |
|--------------------|---------------------|------------------------------------|----------------------------------|---|---|---|
| DQ3 | 0> DATA:3 | 1 | 0> 1 | 1> 0 | 0> 1 | DATA:3 |

Table 20.5-10 Sector Erase Timer Flag State Transitions (state change for abnormal operation)

| Operating state | Write | Chip/sector erase |
|-----------------|-------|-------------------|
| DQ3 | 0 | 1 |

O Sector erase

Read-access after the Sector Erase command has been started causes the flash memory to output 0 if the automatic algorithm is being executed during the sector erase wait period, regardless of the value at the address specified by the address signal of the sector that issued the command. The flash memory outputs 1 if the sector erase wait period has been exceeded.

When the data polling function or toggle bit function indicates that the erase algorithm is being executed, internally controlled erase has already started if this flag is 1. Continuous write of the sector erase codes or commands other than the Sector Erase Suspend command will be ignored until erase is terminated.

If this flag is 0, the flash memory will accept write of additional sector erase codes. To confirm this, it is recommended that the state of this flag be checked before continuing to write sector erase codes. If this flag is 1 after the second state check, it is possible that additional sector erase codes may not be accepted.

Sector erase

Read-access during execution of sector erase suspend causes the flash memory to output 1 if the address specified by the address signal belongs to the sector being erased. The flash memory outputs bit 3 (DATA: 3) of the read value of the address specified by the address signal if the address specified by the address signal does not belong to the sector being erased.

20.6 Detailed Explanation of Writing to and Erasing Flash Memory

This section describes each operation procedure of flash memory Read/Reset, Write, Chip Erase, Sector Erase, Sector Erase Suspend, and Sector Erase Restart when a command that starts the automatic algorithm is issued.

■ Detailed Explanation of Flash Memory Write/erase

The flash memory executes the automatic algorithm by issuing a command sequence (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") for a write cycle to the bus to perform Read/Reset, Write, Chip Erase, Sector Erase, Sector Erase Suspend, or Sector Erase Restart operations. Each bus write cycle must be performed continuously. In addition, whether the automatic algorithm has terminated can be determined using the data polling or other function. At normal termination, the flash memory is returned to the read/reset state.

Each operation of the flash memory is described in the following order:

- · Setting the read/reset state
- Writing data
- Erasing all data (erasing chips)
- Erasing optional data (erasing sectors)
- · Suspending sector erase
- Restarting sector erase

20.6.1 Setting Flash Memory to the Read/reset State

This section describes the procedure for issuing the Read/Reset command to set the flash memory to the read/reset state.

■ Setting the Flash Memory to the Read/reset State

The flash memory can be set to the read/reset state by sending the Read/Reset command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory.

The Read/Reset command has two types of command sequences that execute the first and third bus operations. However, there are no essential differences between these command sequences.

The read/reset state is the initial state of the flash memory. When power is supplied on and when a command terminates normally, the flash memory is set to the read/reset state. In the read/reset state, other commands wait for input.

In the read/reset state, data is read by regular read-access. As with the mask ROM, program access from the CPU is enabled. The Read/Reset command is not required to read data by a regular read. The Read/Reset command is mainly used to initialize the automatic algorithm in such cases as when a command does not terminate normally.

20.6.2 Writing Data to Flash Memory

This section describes the procedure for issuing the Write command to write data to the flash memory.

■ Writing Data to the Flash Memory

The data write automatic algorithm of the flash memory can be started by sending the Write command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory. When data write to the target address is completed in the fourth cycle, the automatic algorithm and automatic write are started.

O Specifying addresses

Only even addresses can be specified as the write addresses specified in a write data cycle. Odd addresses cannot be written correctly. That is, writing to even addresses must be done in units of word data.

Writing can be done in any order of addresses or even if the sector boundary is exceeded. However, the Write command writes only data of one word for each execution.

O Notes on writing data

Writing cannot return data 0 to data 1. When data 1 is written to data 0, the data polling algorithm (DQ7) or toggle operation (DQ6) does not terminate and the flash memory elements are determined to be faulty. If the time prescribed for writing is thus exceeded, the timing limit exceeded flag (DQ5) is determined to be an error. Otherwise, the data is viewed as if dummy data 1 had been written. However, when data is read in the read/reset state, the data remains 0. Data 0 can be set to data 1 only by erase operations.

All commands are ignored during execution of the automatic write algorithm. If a hardware reset is started during writing, the data of the written addresses will be unpredictable.

■ Writing to the Flash Memory

Figure 20.6-1 "Example of the Flash Memory Write Procedure" is an example of the procedure for writing to the flash memory. The hardware sequence flags (see Section 20.5 "Confirming the Automatic Algorithm Execution State") can be used to determine the state of the automatic algorithm in the flash memory. Here, the data polling flag (DQ7) is used to confirm that writing has terminated.

The data read to check the flag is read from the address written to last.

The data polling flag (DQ7) changes at the same time that the timing limit exceeded flag (DQ5) changes. For example, even if the timing limit exceeded flag (DQ5) is 1, the data polling flag bit (DQ7) must be rechecked.

Also for the toggle bit flag (DQ6), the toggle operation stops at the same time that the timing limit exceeded flag bit (DQ5) changes to 1. The toggle bit flag (DQ6) must therefore be rechecked.




Figure 20.6-1 Example of the Flash Memory Write Procedure

20.6.3 Erasing all data (erasing chips) of flash memory

This section describes the procedure for issuing the Chip Erase command to erase all data in the flash memory.

■ Erasing All Data in the Flash Memory (erasing chips)

All data can be erased from the flash memory by sending the Chip Erase command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory.

The Chip Erase command is executed in six bus operations. When writing of the sixth cycle is completed, the chip erase operation is started. For chip erase, the user need not write to the flash memory before erasing. During execution of the automatic erase algorithm, the flash memory writes 0 for verification before all of the cells are erased automatically.

20.6.4 Erasing Optional Data (erasing sectors) in Flash Memory

This section describes the procedure for issuing the Sector Erase command to erase optional data (erase sector) in the flash memory. Individual sectors can be erased. Multiple sectors can also be specified at one time.

■ Erasing Optional Data (erasing sectors) in the Flash Memory

Optional sectors in the flash memory can be erased by sending the Sector Erase command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory.

Specifying sectors

The Sector Erase command is executed in six bus operations. Sector erase wait of 50 μ s is started by writing the sector erase code (30H) to an accessible even-numbered address in the target sector in the sixth cycle. To erase multiple sectors, write the erase code (30H) to the addresses in the target sectors after the above processing operation.

O Notes on specifying multiple sectors

Erase is started when the sector erase wait period of 50 μ s terminates after the final sector erase code has been written. That is, to erase multiple sectors at one time, an erase code (sixth cycle of the command sequence) must be written within 50 μ s of writing of the address of a sector and the address of the next sector must be written within 50 μ s of writing of the previous erase code. Otherwise, the address and erase code may not be accepted. The sector erase timer (hardware sequence flag DQ3) can be used to check whether writing of the subsequent sector erase code is valid. At this time, specify so that the address used for reading the sector erase timer indicates the sector to be erased.

■ Erasing Sectors in the Flash Memory

The hardware sequence flags (see Section 20.5 "Confirming the Automatic Algorithm Execution State") can be used to determine the state of the automatic algorithm in the flash memory. Figure 20.6-2 "Example of the Flash Memory Sector Erase Procedure" an example of the procedure for erasing sectors in the flash memory. Here, the toggle bit flag (DQ6) is used to confirm that erasing has terminated.

The data that is read to check the flag is read from the sector to be erased.

The toggle bit flag (DQ6) stops the toggle operation at the same time that the timing limit exceeded flag (DQ5) is changed to 1. For example, even if the timing limit exceeded flag (DQ5) is 1, the toggle bit flag (DQ6) must be rechecked.

The data polling flag (DQ7) also changes at the same time that the timing limit exceeded flag bit (DQ5) changes. As a result, the data polling flag (DQ7) must be rechecked.




Figure 20.6-2 Example of the Flash Memory Sector Erase Procedure

20.6.5 Suspending Sector Erase of Flash Memory

This section describes the procedure for issuing the Sector Erase Suspend command to suspend erasing of flash memory sectors. Data can be read from sectors that are not being erased.

Suspending Erasing of Flash Memory Sectors

Erasing of flash memory sectors can be suspended by sending the Sector Erase Suspend command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory.

The Sector Erase Suspend command suspends the sector erase operation being executed and enables data to be read from sectors that are not being erased. In this state, only reading is enabled; data cannot be written. This command is valid only during sector erase operations that include an erase wait time. The command will be ignored during chip erase or write operations.

This command is implemented by writing the erase suspend code (B0H). At this time, specify an optional address in the flash memory for the address. An Erase Suspend command issued again during erasing of sectors will be ignored.

Entering the Sector Erase Suspend command during the sector erase wait period will immediately terminate sector erase wait, cancel the erase operation, and set the erase stop state. Entering the Erase Suspend command during the erase operation after the sector erase wait period has terminated will set the erase suspend state after a maximum period of 15 μ s has elapsed.

20.6.6 Restarting Sector Erase of Flash Memory

This section describes the procedure for issuing the Sector Erase Restart command to restart suspended erasing of flash memory sectors.

■ Restarting Erasing of Flash Memory Sectors

Suspended erasing of flash memory sectors can be restarted by sending the Sector Erase Restart command in the command sequence table (see Table 20.4-1 "Command Sequence Table" in Section 20.4 "Starting the Flash Memory Automatic Algorithm") continuously to the target sector in the flash memory.

The Sector Erase Restart command is used to restart erasing of sectors from the sector erase suspend state set using the Sector Erase Suspend command. The Sector Erase Restart command is implemented by writing the erase restart code (30H). At this time, specify an optional address in the flash memory area for the address.

If a Sector Erase Restart command is issued during sector erase, the command will be ignored.

CHAPTER 20 1M-BIT (128KB) FLASH MEMORY

CHAPTER 21 EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION

This chapter provides examples of serial programming connection with the AF220/AF210/AF120/AF110 flash microcomputer programmer manufactured by YDC Corporation.


- 21.1 "Standard Configuration for Serial On-board Programming (Fujitsu Standard)"
- 21.2 "Example of Connection for Serial Programming (Power Supplied by User)"
- 21.3 "Example of Connection for Serial Programming (Power Supplied from Programmer)"
- 21.4 "Example of Minimum Connection to Flash Microcomputer Programmer (Power Supplied by User)"
- 21.5 "Example of Minimum Connection to Flash Microcomputer Programmer (Power Supplied from Programmer)"

21.1 Standard Configuration for Serial On-board Programming (Fujitsu Standard)

MB90F562/F562B/F568 supports serial on-board writing (Fujitsu standard) to flash ROM. This describes the specifications for serial on-board writing.

Standard Configuration for Fujitsu Standard Serial on-board Programming

The flash microcomputer programmer (AF220/AF210/AF120/AF110) manufactured by YDC Corporation is used for Fujitsu standard serial on-board writing.



Note:

Contact YDC Corporation for information about the functionality and operation of the flash microcomputer programmer (AF220/AF210/AF120/AF110) and information on the general-purpose common cable for connection (AZ221) and connectors.

Table 21.1-1 Pins Used for Fujitsu Standard Serial on-board Programming

| Pin | Function | Description |
|-----------------|-----------------------|---|
| MD2,MD1, MD0 | Mode pin | Serial programming mode is entered by setting MD2=1, MD1=1, and MD0=0. |
| X0, X1 | Oscillator pin | In serial programming mode, since the internal operating clock of the CPU is one times the PLL clock, the oscillation clock frequency is the internal operation clock. Therefore, when performing serial programming operation, the range of frequencies that can be written to the high-speed oscillation input pin is from 1 MHz to 16 MHz. |
| P00, P01 | Programming start pin | Input the "L" level to P00 and the "H" level to P01. |


Table 21.1-1 Pins Used for Fujitsu Standard Serial on-board Programming (Continued)

| Pin | Function | Description | | |
|-----------------|------------------------|--|--|--|
| RSTX | Reset pin | - | | |
| SIN1 | Serial data input pin | UART0 and UART1 are used in clock synchronous | | |
| SOT1 | Serial data output pin | mode. The pins used in clock synchronous mode of UART0 are SIN1, SOT1, and SCK0 in programming mode. | | |
| SCK0 | Serial clock input pin | | | |
| С | C terminal | Capacity terminal for stabilizing the power supply. Connect an external ceramic capacitor of about 0.1μ. | | |
| V _{CC} | Power supply pin | To supply the programming voltage (MB90F562/F562B: 5V - 10% to 5V + 10%, MB90F568: 3V - 10% to 3V + 10%) from the user system, the flash microcomputer programmer need not be connected. Make sure that no short-circuit occurs with the user-side power supply when making connections. | | |
| VSS | Ground pin | Used also as the ground pin for the flash microcomputer programmer. | | |

Note:

When the P00, P01,SIN1,SOT1,and SCK0 pins are also used by the user system, the control circuit shown in Figure 21.1-1 "Control Circuit" is required. (The /TICS signal of the flash microcomputer programmer can separate the user circuit during serial writing. See the connection example shown later.)

Figure 21.1-1 Control Circuit



Refer to the following four serial writing examples in Sections 20.2 to 20.5.

- Example of serial programming connection
 - · When power supplied by user
- Example of serial programming connection
 - When power supplied from flash microcomputer programmer
- Example of minimum connection to flash microcomputer programmer
 - When power supplied from user
- Example of minimum connection to flash microcomputer programmer
 - When power supplied from flash microcomputer programmer

CHAPTER 21 EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION

The serial clock frequency of MB90F562/F562B/F568 that can be input is determined by the formula below. Thus, it is necessary to change the setting of the serial clock input frequency in the flash microcomputer programmer depending on the oscillation clock frequency currently being used.

Serial clock frequency that can be input = 0.125 x oscillation clock frequency

Table 21.1-2 Maximum serial clock frequency

| Oscillation clock frequency | Maximum serial clock frequency of a microcomputer that can be input | Maximum serial clock frequency of AF220/ AF210/AF120/AF110 that can be set | Maximum serial clock frequency of AF200 that can be set | |
|--------------------------------|---|--|---|--|
| For 4 MHz | 500 KHz | 500 KHz | 500 KHz | |
| For 8 MHz | 1 MHz | 850 KHz | 500 KHz | |
| For 16 MHz | 2 MHz | 1.25 MHz | 500 KHz | |

Table 21.1-3 System Configuration of the Flash Microcomputer Programmer (AF220/AF210/AF120/AF110) (YDC Corporation)

| Model | | Function | |
|----------------------|------------|--|--|
| Main unit AF200/AC4P | | Ethernet interface built-in model: /100V - 220V power adapter | |
| | AF210/AC4P | Standard model: /100V - 220V power adapter | |
| | AF120/AC4P | Single key/Ethernet interface built-in model: /100V - 220V power adapter | |
| | AF110/AC4P | Single key model: /100V - 220V power adapter | |
| AZ221 | | PC/AT RS232C cable only for Programmer | |
| AZ210 | | Standard target probe (a) Length: 1 m | |
| FF201 | | Fujitsu F ² MC-16LX flash microcomputer control module | |
| AZ290 | | Remote controller | |
| AZ264 | | Power regulator (MB90F568: Required when power is supplied from the flash microcomputer programmer to the 3V products) | |
| /P2 | | 2MB PC Card (option) Flash memory capacity: up to 128 MB supported | |
| /P4 | | 4MB PC Card (option) Flash memory capacity: up to 512 MB supported | |

Inquiries: YDC Corporation

Telephone number: (81)-42-333-6224

Note:

The AF200 flash microcomputer programmer is no longer manufactured, but can be supported by using the control module FF201. Also, for an example of the serial programming connection, see the example of the connection in the next section.


21.2 Example of Connection for Serial Programming (Power Supplied by User)

Figure 21.2-1 "Example of Connection for Serial Programming in MB90F562/F562B/F568 Internal Vector Mode (When Power Supplied by User)" shows an example of connection for serial writing when the power supply voltage of the microcomputer is supplied from the user power. MD2=1 and MD0=0 are each input to the mode pins MD2 and MD0 from TAUX3 and TMODE of AF220/AF210/AF120/AF110.

Serial reprogramming mode: MD2, MD1, MD0=110_B


■ Example of Connection for Serial Programming (When Power Supplied by User)

Figure 21.2-1 Example of Connection for Serial Programming in MB90F562/F562B/F568 Internal Vector Mode (When Power Supplied by User)



21.2 Example of Connection for Serial Programming (Power Supplied by User)

- When the user system also uses pins SIN1, SOT1, and SCK0, the control circuit shown below is necessary, just as it is for P00. (During serial writing, the user circuit can be disconnected by the flash microcomputer programmer /TICS signal.)
- Before connecting to AF220/AF210/AF120/AF110, turn off the user power.




21.3 Example of Connection for Serial Programming (When Power Supplied from Programmer)

Figure 21.3-1 "Example of Connection for Serial Programming in MB90F562/F562B Internal Vector Mode (When Power Supplied from Programmer)" shows an example of connection for serial writing when the power supply voltage of the microcomputer is supplied from the programmer power. MD2=1 and MD0=0 are each input to the mode pins MD2 and MD0 from TAUX3 and TMODE of AF220/AF210/AF120/AF110. Serial reprogramming mode: MD2, MD1, MD0=110_B

Example of Connection for Serial Programming (When Power Supplied from Programmer)

Figure 21.3-1 Example of Connection for Serial Programming in MB90F562/F562B Internal Vector Mode (When Power Supplied from Programmer)







Figure 21.3-2 Example of Connection for Serial Programming in MB90F568 Internal Vector Mode (when power supplied from the programmer power)

- When the SIN1, SOT1, and SCK0 pins are also used by the user system, the control circuit shown below is necessary, just as it is for P00. (During serial writing, the user circuit can be disconnected by the flash microcomputer /TICS signal.)
- Before connecting the AF220/AF210/AF120/AF110, turn off the power supplied by the user.
- When supplying power from the AF220/AF210/AF120/AF110, do not create a short circuit to the power supplied by the user.

CHAPTER 21 EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION



21.4 Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from User)


Figure 21.4-1 "Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied by User)" is an example of the minimum connection with the flash microcomputer programmer when power is supplied by the user.

Serial reprogramming mode: MD2, MD1, MD0=110_R

■ Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied by User)

If the MB90F562/F562B/F568 pins are set as shown in Figure 21.4-1 "Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied by User)" for writing data to the flash memory, MD2, MD1, MD0, and P00 and the flash microcomputer programmer need not be connected.

Figure 21.4-1 Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied by User)



Before connecting to AF220/AF210/AF120/AF110, turn off the user power.

21.5 Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from Programmer)


Figure 21.5-1 "Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from programmer)" is an example of the minimum connection with the flash microcomputer programmer when power is supplied from the programmer.

Serial reprogramming mode: MD2, MD1, MD0=110_R

Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from programmer)

If the MB90F562/F562B/F568 pins are set as shown in Figure 21.5-1 "Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from programmer)" for writing data to the flash memory, MD2, MD1, MD0, and P00 and the flash microcomputer programmer need not be connected.

Figure 21.5-1 Example of Minimum Connection with Flash Microcomputer Programmer (When Power Supplied from programmer)






Figure 21.5-2 Example of Minimum Connection with the Flash Microcomputer Programmer (when power supplied from programmer)

- Before connecting the AF220/AF210/AF120/AF110, turn off the power supplied by the user.
- When power is supplied from the AF220/AF210/AF120/AF110, do not create a short circuit to the power supplied by the user.

CHAPTER 21 EXAMPLE OF MB90F562/F562B/F568 SERIAL PROGRAMMING CONNECTION

APPENDIX

The appendix provides I/O maps and outlines instructions.

APPENDIX A "I/O Map"

APPENDIX B "Instructions"

APPENDIX A I/O Map

Table A-1 "I/O Map" lists the addresses assigned to the registers for peripheral functions in the MB90560/565 series.

■ I/O Map

Table A-1 I/O Map

| Address | Abbreviation | Register | Access | Resource name | Initial value | | | |
|--|-----------------|------------------------------|--------|-----------------------|-----------------------|--|--|--|
| 000000 _H | PDR0 | Port 0 data register | R/W | Port 0 | XXXXXXXX | | | |
| 000001 _H | PDR1 | Port 1 data register | R/W | Port 1 | XXXXXXXX | | | |
| 000002 _H | PDR2 | Port 2 data register | R/W | Port 2 | XXXXXXXX | | | |
| 000003 _H | PDR3 | Port 3 data register | R/W | Port 3 | XXXXXXXX | | | |
| 000004 _H | PDR4 | Port 4 data register | R/W | Port 4 | XXXXXXXX | | | |
| 000005 _H | PDR5 | Port 5 data register | R/W | Port 5 | XXXXXXXX | | | |
| 000006 _H | PDR6 | Port 6 data register | R/W | Port 6 | XXXXXXXX | | | |
| 000007 _H to 00000F _H | | Prohibited area | | | | | | |
| 000010 _H | DDR0 | Port 0 direction register | R/W | Port 0 | 00000000 _B | | | |
| 000011 _H | DDR1 | Port 1 direction register | R/W | Port 1 | 00000000 _B | | | |
| 000012 _H | DDR2 | Port 2 direction register | R/W | Port 2 | 00000000 _B | | | |
| 000013 _H | DDR3 | Port 3 direction register | R/W | Port 3 | 00000000 _B | | | |
| 000014 _H | DDR4 | Port 4 direction register | R/W | Port 4 | X0000000 _B | | | |
| 000015 _H | DDR5 | Port 5 direction register | R/W | Port 5 | 00000000 _B | | | |
| 000016 _H | DDR6 | Port 6 direction register | R/W | Port 6 | XXXX0000 _B | | | |
| 000017 _H | ADER | Analog input enable register | R/W | Port 5, A/D converter | 11111111 _B | | | |
| 000018 _H to 00001F _H | Prohibited area | | | | | | | |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|--|--------------|--|-----------------------------|-------------------------|-----------------------|
| 000020 _H | SMR0 | Mode register CH0 | R/W | UART0 | 00000X00 _B |
| 000021 _H | SCR0 | Control register CH0 | Control register CH0 W, R/W | | 00000100 _B |
| 000022 _H | SIDR0 | Input data register CH0 | Input data register CH0 R | | XXXXXXXX |
| | SODR0 | Output data register CH0 | W | | |
| 000023 _H | SSR0 | Status register CH0 | R, R/W | _ | 00001000 _B |
| 000024 _H | SMR1 | Mode register CH1 | R/W | UART1 | 00000X00 _B |
| 000025 _H | SCR1 | Control register CH1 | W, R/W | _ | 00000100 _B |
| 000026 _H | SIDR1 | Input data register CH1 | R | _ | XXXXXXXX |
| | SODR1 | Output data register CH1 | W | | |
| 000027 _H | SSR1 | Status register CH1 | R, R/W | _ | 00001000 _B |
| 000028 _H | | Prohibited | area | | |
| 000029 _H | CDCR0 | Communication prescaler control register CH0 | R/W | Communication prescaler | 0XXX0000 _B |
| 00002A _H | | Prohibited | area | | |
| 00002B _H | CDCR1 | Communication prescaler control register CH1 | R/W | Communica-tion prescale | 0XXX0000 _B |
| 00002C _H to 00002F _H | | Prohibited | area | | |
| 000030 _H | ENIR | DTP/Interrupt enable register | R/W | DTP/external | 00000000 _B |
| 000031 _H | EIRR | DTP/Interrupt cause register | R/W | interrupt | XXXXXXXX |
| 000032 _H | ELVR | Request level setting register (lower) | R/W | | 00000000 _B |
| 000033 _H | | Request level setting register (upper) | R/W | | 00000000 _B |
| 000034 _H | ADCS0 | , , | | | 00000000 _B |
| 000035 _H | ADCS1 | A/D control status register (upper) | R, R/W | A/D converter | 00000000 _B |
| 000036 _H | ADCR0 | A/D data register (lower) | R | | XXXXXXXX _B |
| 000037 _H | ADCR1 | A/D data register (upper) | R, W | | 00000XXX _B |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|---------------------|--------------|---|-------------------------------------|------------------|-----------------------|
| 000038 _H | PRLL0 | PPG reload register CH0 (lower) | R/W | 8-/16-bit PPG | XXXXXXXX _B |
| 000039 _H | PRLH0 | PPG reload register CH0 (upper) | R/W | timer | XXXXXXXX _B |
| 00003A _H | PRLL1 | PPG reload register CH1 (lower) | PPG reload register CH1 (lower) R/W | | XXXXXXXX _B |
| 00003B _H | PRLH1 | PPG reload register CH1 (upper) R/W | | 1 | XXXXXXXX _B |
| 00003C _H | PPGC0 | PPG control register CH0 (lower) | R/W | 1 | 00000001 _B |
| 00003D _H | PPGC1 | PPG control register CH1 (upper) | R/W | 1 | 00000001 _B |
| 00003E _H | PCS01 | PPG clock control register CH0/1 | R/W | | 000000XX _B |
| 00003F _H | | Prohibited | area | | |
| 000040 _H | PRLL2 | PPG reload register CH2 (lower) | R/W | 8-/16-bit PPG | XXXXXXXX _B |
| 000041 _H | PRLH2 | PPG reload register CH2 (upper) | R/W | timer | XXXXXXXX _B |
| 000042 _H | PRLL3 | PPG reload register CH3 (lower) | R/W | | XXXXXXXX _B |
| 000043 _H | PRLH3 | PPG reload register CH3 (upper) | R/W | | XXXXXXXX _B |
| 000044 _H | PPGC2 | PPG control register CH2 (lower) | R/W | | 00000001 _B |
| 000045 _H | PPGC3 | PPG control register CH3 (upper) | R/W | | 00000001 _B |
| 000046 _H | PCS23 | PPG clock control register CH2/3 | R/W | | 000000XX _B |
| 000047 _H | | Prohibited | area | | I |
| 000048 _H | PRLL4 | PPG reload register CH4 (lower) R/W 8-/16-bit PPG | | | XXXXXXXX _B |
| 000049 _H | PRLH4 | PPG reload register CH4 (upper) | R/W | timer | XXXXXXXX _B |
| 00004A _H | PRLL5 | PPG reload register CH5 (lower) | R/W | | XXXXXXXX _B |
| 00004B _H | PRLH5 | PPG reload register CH5 (upper) | R/W | | XXXXXXXX _B |
| 00004C _H | PPGC4 | PPG control register CH4 (lower) | R/W | | 00000001 _B |
| 00004D _H | PPGC5 | PPG control register CH5 (upper) | R/W | 1 | 00000001 _B |
| 00004E _H | PCS45 | PPG clock control register CH4/5 | R/W | | 000000XX _B |
| 00004F _H | | Prohibited | area | | |
| 000050 _H | TMRR0 | 8-bit reload register CH0 | R/W | Waveform control | XXXXXXXX _B |
| 000051 _H | DTCR0 | 8-bit timer control register CH0 | R/W | register | 00000000 _B |
| 000052 _H | TMRR1 | 8-bit reload register CH1 | R/W | | XXXXXXXX _B |
| 000053 _H | DTCR1 | 8-bit timer control register CH1 | R/W | | 00000000 _B |
| 000054 _H | TMRR2 | 8-bit reload register CH2 | R/W | | XXXXXXXX _B |
| 000055 _H | DTCR2 | 8-bit timer control register CH2 | R/W | | 00000000 _B |
| 000056 _H | SIGCR | Waveform control register | R/W | | 00000000 _B |
| 000057 _H | | Prohibited | area | • | |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|--|-----------------|---|--------|---|-----------------------|
| 000058 _H | CPCLR | Compare clear register (lower) | R/W | 16-bit free- | XXXXXXXX |
| 000059 _H | | Compare clear register (upper) | R/W | running timer | XXXXXXXX |
| 00005A _H | TCDT | Timer data register (lower) | R/W | | 00000000 _B |
| 00005B _H | | Timer data register (upper) | R/W |] | 00000000 _B |
| 00005C _H | TCCS | Timer control status register (lower) | R/W |] | 00000000 _B |
| 00005D _H | | Timer control status register (upper) | R/W | | 0XX00000 _B |
| 00005E _H | | Drobibitod | araa | • | |
| 00005F _H | | Prohibited a | area | | |
| 000060 _H | IPCP0 | Input capture data register CH0 (lower) | R | Input capture | XXXXXXXX |
| 000061 _H | | Input capture data register CH0 (upper) | R | | XXXXXXXX _B |
| 000062 _H | IPCP1 | Input capture data register CH1 (lower) | R | | XXXXXXXX _B |
| 000063 _H | | Input capture data register CH1 (upper) | R | | XXXXXXXX _B |
| 000064 _H | IPCP2 | Input capture data register CH2 (lower) | R | | XXXXXXXX _B |
| 000065 _H | | Input capture data register CH2 (upper) | R | | XXXXXXXX _B |
| 000066 _H | IPCP3 | Input capture data register CH3 (lower) | R | | XXXXXXXX _B |
| 000067 _H | | Input capture data register CH3 (upper) | R | | XXXXXXXX _B |
| 000068 _H | ICS01 | Input capture control register 01 | R/W | | 00000000 _B |
| 000069 _H | | Prohibited a | area | • | • |
| 00006A _H | ICS23 | Input capture control register 23 | R/W | Input capture | 00000000 _B |
| 00006B _H to 00006E _H | Prohibited area | | | | |
| 00006F _H | ROMM | ROM mirroring function selection register | W | ROM mirroring function selection module | XXXXXXX1 _B |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|---------------------|--------------|---|---------------------------|---------------------|-----------------------|
| 000070 _H | OCCP0 | Compare register CH0 (lower) | R/W | Output compare | XXXXXXXX _B |
| 000071 _H | | Compare register CH0 (upper) | pare register CH0 (upper) | | XXXXXXXX _B |
| 000072 _H | OCCP1 | Compare register CH1 (upper) | R/W | | XXXXXXXX _B |
| 000073 _H | | Compare register CH1 (lower) | R/W | | XXXXXXXX _B |
| 000074 _H | OCCP2 | Compare register CH2 (lower) | R/W | | XXXXXXXX _B |
| 000075 _H | | Compare register CH2 (upper) | R/W | | XXXXXXXX _B |
| 000076 _H | OCCP3 | Compare register CH3 (lower) | R/W | | XXXXXXXX _B |
| 000077 _H | | Compare register CH3 (upper) | R/W | | XXXXXXXX |
| 000078 _H | OCCP4 | Compare register CH4 (lower) | R/W | | XXXXXXXX _B |
| 000079 _H | | Compare register CH4 (upper) | R/W | | XXXXXXXX _B |
| 00007A _H | OCCP5 | Compare register CH5 (lower) | R/W | | XXXXXXXX _B |
| 00007B _H | | Compare register CH5 (upper) | R/W | | XXXXXXXX |
| 00007C _H | OCS0 | Compare control register CH0 (lower) | R/W | | 0000XX00 _B |
| 00007D _H | OCS1 | Compare control register CH1 (upper) | R/W | | XXX00000 _B |
| 00007E _H | OCS2 | Compare control register CH2 (lower) | R/W | | 0000XX00 _B |
| 00007F _H | OCS3 | Compare control register CH3 (upper) | R/W | | XXX00000 _B |
| 000080 _H | OCS4 | Compare control register CH4 (lower) | R/W | | 0000XX00 _B |
| 000081 _H | OCS5 | Compare control register CH5 (upper) | R/W | | XXX00000 _B |
| 000082 _H | TMCSR0:L | Timer control status register CH0 (lower) | R/W | 16-bit reload timer | 00000000 _B |
| 000083 _H | TMCSR0:H | Timer control status register CH0 (upper) | R/W | | XXXX0000 _B |
| 000084 _H | TMR | 16-bit timer register CH0 (lower) | R | | XXXXXXXX _B |
| | TMRLR0 | 16-bit reload register CH0 (lower) | W | | XXXXXXXX _B |
| 000085 _H | TMR0 | 16-bit timer register CH0 (upper) | R | | XXXXXXXX _B |
| | TMRHR0 | 16-bit reload register CH0 (upper) | W | | XXXXXXXX _B |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value | | |
|--|-----------------|--|-----------|--------------------------------|-----------------------|--|--|
| 000086 _H | TMCSR1:L | Timer control status register CH1 (lower) | R/W | 16-bit reload timer 000000 | | | |
| 000087 _H | TMCSR1:H | Timer control status register CH1 (upper) | R/W | | XXXX0000 _B | | |
| 000088 _H | TMR1 | 16-bit timer register CH1 (lower) | R | | XXXXXXXX _B | | |
| | TMRLR1 | 16-bit reload register CH1 (lower) | W | | XXXXXXXX _B | | |
| 000089 _H | TMR1 | 16-bit timer register CH1 (upper) | R | | XXXXXXXX _B | | |
| | TMRHR1 | 16-bit reload register CH1 (upper) | W | | XXXXXXXX _B | | |
| 00008A _H to 00008B _H | | Prohibited | area | | | | |
| 00008C _H | RDR0 | Port 0 pull-up resistor setting register | R/W | Port 0 | 00000000 _B | | |
| 00008D _H | RDR1 | Port 1 pull-up resistor setting register | R/W | Port 1 | 00000000 _B | | |
| 00008E _H to 00009D _H | | Prohibited | area | | | | |
| 00009E _H | PACSR | Program address detection control register | R/W | Address match detection | 00000000 _B | | |
| 00009F _H | DIRR | Delayed interrupt cause/clear register | R/W | Delayed interrupt | XXXXXXX0 _B | | |
| 0000A0 _H | LPMCR | Low-power consumption mode register | W, R/W | Low-power consumption | 00011000 _B | | |
| 0000A1 _H | CKSCR | Clock selection register | R, R/W | control register | 11111100 _B | | |
| 0000A2 _H to 0000A7 _H | | Prohibited area | | | | | |
| 0000A8 _H | WDTC | Watchdog control register | R, W | Watchdog timer | 1XXXX111 _B | | |
| 0000A9 _H | TBTC | Timebase timer control register | W, R/W | Timebase timer | 1XX00100 _B | | |
| 0000AA _H to 0000AD _H | Prohibitee area | | | | | | |
| 0000AE _H | FMCS | Flash memory control status register | R, W, R/W | Flash memory interface circuit | 00000000 _B | | |
| 0000AF _H | | Prohibitee | area | | | | |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|---------------------|--------------|---|--------|---------------|-----------------------|
| 0000B0 _H | ICR00 | Interrupt control register 00 (for writing) | W,R/W | Interrupt | XXXX0111 _B |
| | | Interrupt control register 00 (for reading) | R,R/W | | XX000111 _B |
| 0000B1 _H | ICR01 | Interrupt control register 01 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 01 (for reading) | R,R/W | | XX000111 _B |
| 0000B2 _H | ICR02 | Interrupt control register 02 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 02 (for reading) | R,R/W | | XX000111 _B |
| 0000B3 _H | ICR03 | Interrupt control register 03 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 03 (for reading) | R,R/W | | XX000111 _B |
| 0000B4 _H | ICR04 | Interrupt control register 04 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 04 (for reading) | R,R/W | | XX000111 _B |
| 0000B5 _H | ICR05 | Interrupt control register 05 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 05 (for reading) | R,R/W | | XX000111 _B |
| 0000B6 _H | ICR06 | Interrupt control register 06 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 06 (for reading) | R,R/W | | XX000111 _B |
| 0000B7 _H | ICR07 | Interrupt control register 07 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 07 (for reading) | R,R/W | | XX000111 _B |
| 0000B8 _H | ICR08 | Interrupt control register 08 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 08 (for reading) | R,R/W | | XX000111 _B |
| 0000B9 _H | ICR09 | Interrupt control register 09 (for writing) | W,R/W | | XXXX0111 _B |
| | | Interrupt control register 09 (for reading) | R,R/W | | XX000111 _B |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value | |
|--|--------------|---|--------|---------------|-----------------------|--|
| 0000BA _H | ICR10 | Interrupt control register 10 (for writing) | W,R/W | Interrupt | XXXX0111 _B | |
| | | Interrupt control register 10 (for reading) | R,R/W | | XX000111 _B | |
| 0000BB _H | ICR11 | Interrupt control register 11 (for writing) | W,R/W | | XXXX0111 _B | |
| | | Interrupt control register 11 (for reading) | R,R/W | | XX000111 _B | |
| 0000BC _H | ICR12 | Interrupt control register 12 (for writing) | W,R/W | | XXXX0111 _B | |
| | | Interrupt control register 12 (for reading) | R,R/W | | XX000111 _B | |
| 0000BD _H | ICR13 | Interrupt control register 13 (for writing) | W,R/W | | XXXX0111 _B | |
| | | Interrupt control register 13 (for reading) | R,R/W | | XX000111 _B | |
| 0000BE _H | ICR14 | Interrupt control register 14 (for writing) | W,R/W | | XXXX0111 _B | |
| | | Interrupt control register 14 (for reading) | R,R/W | | XX000111 _B | |
| 0000BF _H | ICR15 | Interrupt control register 15 (for writing) | W,R/W | | XXXX0111 _B | |
| | | Interrupt control register 15 (for reading) | R,R/W | | XX000111 _B | |
| 0000C0 _H to 0000FF _H | Unused area | | | | | |
| 000100 _H to # _H | RAM area | | | | | |
| # _H to 001FEF _H | | Reserved area | | | | |

Table A-1 I/O Map (Continued)

| Address | Abbreviation | Register | Access | Resource name | Initial value |
|--|--------------|---|--------|-------------------------|-----------------------|
| 001FF0 _H | PADR0 | Program address detection register CH0 (lower) | R/W | Address match detection | XXXXXXXX _B |
| 001FF1 _H | | Program address detection register CH0 (middle) | R/W | | XXXXXXXX _B |
| 001FF2 _H | | Program address detection register CH0 (upper) | R/W | | XXXXXXXX _B |
| 001FF3 _H | PADR1 | Program address detection register CH1 (lower) | R/W | | XXXXXXXX _B |
| 001FF4 _H | | Program address detection register CH1 (middle) | R/W | | XXXXXXXX _B |
| 001FF5 _H | | Program address detection register CH1 (upper) | R/W | | XXXXXXXX _B |
| 001FF6 _H to 1FFF _H | Unused area | | | | |

O Meaning of Abbreviations Used for Reading and Writing

R/W: Read and write enabled

R: Read only W: Write only

O Explanation of Initial Values

0: The bit is initialized to 0.

1: The bit is initialized to 1.

X: The initial value of the bit is undefined.

APPENDIX B Instructions

Appendix B describes the instructions used by the ${\sf F^2MC-16LX}$.

- B.1 "Instruction Types"
- B.2 "Addressing"
- B.3 "Direct Addressing"
- B.4 "Indirect Addressing"
- B.5 "Execution Cycle Count"
- B.6 "Effective Address Field"
- B.7 "How to Read the Instruction List"
- B.8 "F²MC-16LX Instruction List"
- B.9 "Instruction Map"

B.1 Instruction Types

The F^2MC -16LX supports 351 types of instructions. Addressing is enabled by using an effective address field of each instruction or using the instruction code itself.

■ Instruction Types

The F²MC-16LX supports the following 351 types of instructions:

- 41 transfer instructions (byte)
- 38 transfer instructions (word or long word)
- 42 addition/subtraction instructions (byte, word, or long word)
- 12 increment/decrement instructions (byte, word, or long word)
- 11 comparison instructions (byte, word, or long word)
- 11 unsigned multiplication/division instructions (word or long word)
- 11 signed multiplication/division instructions (word or long word)
- 39 logic instructions (byte or word)
- 6 logic instructions (long word)
- 6 sign inversion instructions (byte or word)
- 1 normalization instruction (long word)
- 18 shift instructions (byte, word, or long word)
- 50 branch instructions
- 6 accumulator operation instructions (byte or word)
- 28 other control instructions (byte, word, or long word)
- 21 bit operation instructions
- 10 string instructions

B.2 Addressing

With the F^2MC -16LX, the address format is determined by the instruction effective address field or the instruction code itself (implied). When the address format is determined by the instruction code itself, specify an address in accordance with the instruction code used. Some instructions permit the user to select several types of addressing.

Addressing

The F²MC-16LX supports the following 23 types of addressing:

- Immediate (#imm)
- · Register direct
- Direct branch address (addr16)
- Physical direct branch address (addr24)
- I/O direct (io)
- · Abbreviated direct address (dir)
- Direct address (addr16)
- I/O direct bit address (io:bp)
- Abbreviated direct bit address (dir:bp)
- Direct bit address (addr16:bp)
- Vector address (#vct)
- Register indirect (@RWj j = 0 to 3)
- Register indirect with post increment (@RWj+ j = 0 to 3)
- Register indirect with displacement (@RWi + disp8 i = 0 to 7, @RWj+ disp16 j = 0 to 3)
- Long register indirect with displacement (@RLi + disp8 i = 0 to 3)
- Program counter indirect with displacement (@PC + disp16)
- Register indirect with base index (@RW0 + RW7, @RW1 + RW7)
- Program counter relative branch address (rel)
- Register list (rlst)
- Accumulator indirect (@A)
- Accumulator indirect branch address (@A)
- Indirectly-specified branch address (@ear)
- Indirectly-specified branch address (@eam)

■ Effective Address Field

Table B.2-1 "Effective Address Field" lists the address formats specified by the effective address field.

Table B.2-1 Effective Address Field

| Code | Representation | | ition | Address format | Default bank |
|--|--|--|--|---|--------------------------|
| 00 01 02 03 04 05 06 07 | R0 R1 R2 R3 R4 R5 R6 R7 | RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7 | RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3) | Register direct: Individual parts correspond to the byte, word, and long word types in order from the left. | None |
| 08 09 0A 0B | @RW0 @RW1 @RW2 @RW3 | | | Register indirect | DTB DTB ADB SPB |
| OC OD OE OF | @RW0+ @RW1+ @RW2+ @RW3+ | | | Register indirect with post increment | DTB DTB ADB SPB |
| 10 11 12 13 | @RW0+disp8 @RW1+disp8 @RW2+disp8 @RW3+disp8 | | | Register indirect with 8-bit displacement | DTB DTB ADB SPB |
| 14 15 16 17 | @RW4+disp8 @RW5+disp8 @RW6+disp8 @RW7+disp8 | | | Register indirect with 8-bit displacement | DTB DTB ADB SPB |
| 18 19 1A 1B | @RW0+disp16 @RW1+disp16 @RW2+disp16 @RW3+disp16 | | | Register indirect with 16-bit displacement | DTB DTB ADB SPB |
| 1C 1D 1E 1F | @RW0+RW7 @RW1+RW7 @PC+disp16 addr16 | | | Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address | DTB DTB PCB DTB |

B.3 Direct Addressing

An operand value, register, or address is specified explicitly in direct addressing mode.

■ Direct Addressing

O Immediate addressing (#imm)

Specify an operand value explicitly (#imm4/ #imm8/ #imm16/ #imm32).

Figure B.3-1 Example of immediate addressing (#imm)

MOVW A, #01212H (This instruction stores the operand value in A.)

Before execution A 2233 4455

After execution A 4455 1212 (Some instructions transfer AL to AH.)

O Register direct addressing


Specify a register explicitly as an operand. Table B.3-1 "Direct Addressing Registers" lists the registers that can be specified. Figure B.3-2 "Example of Register Direct Addressing" shows an example of register direct addressing.

Table B.3-1 Direct Addressing Registers

| General-purpose | Byte | R0, R1, R2, R3, R4, R5, R6, R7 |
|-----------------|-------------|---|
| register | Word | RW0, RW1, RW2, RW3, RW4, R5W, RW6, RW7 |
| | Long word | RL0, RL1, RL2, RL3 |
| Special-purpose | Accumulator | A, AL |
| register | Pointer | SP *1 |
| | Bank | PCB, DTB, USB, SSB, ADB |
| | Page | DPR |
| | Control | PS, CCR, RP, ILM |

^{*1:} One of the user stack pointer (USP) and system stack pointer (SSP) is selected and used depending on the value of the S flag bit in the condition code register (CCR). For branch instructions, the program counter (PC) is not specified in an instruction operand but is specified implicitly.


Figure B.3-2 Example of Register Direct Addressing



Direct branch addressing (addr16)

Specify an offset explicitly for the branch destination address. The size of the offset is 16 bits, which indicates the branch destination in the logical address space. Direct branch addressing is used for an unconditional branch, subroutine call, or software interrupt instruction. Bits 23 to 16 of the address are specified by the program bank register (PCB).


Figure B.3-3 Example of Direct Branch Addressing (addr16)



Physical direct branch addressing (addr24)

Specify an offset explicitly for the branch destination address. The size of the offset is 24 bits. Physical direct branch addressing is used for unconditional branch, subroutine call, or software interrupt instruction.


Figure B.3-4 Example of Direct Branch Addressing (addr24)



○ I/O direct addressing (io)

Specify an 8-bit offset explicitly for the memory address in an operand. The I/O address space in the physical address space from 000000H to 0000FFH is accessed regardless of the data bank register (DTB) and direct page register (DPR). A bank select prefix for bank addressing is invalid if specified before an instruction using I/O direct addressing.


Figure B.3-5 Example of I/O Direct Addressing (io)



O Abbreviated direct addressing (dir)

Specify the eight low-order bits of a memory address explicitly in an operand. Address bits 8 to 15 are specified by the direct page register (DPR). Address bits 16 to 23 are specified by the data bank register (DTB).


Figure B.3-6 Example of Abbreviated Direct Addressing (dir)



O Direct addressing (addr16)

Specify the 16 low-order bits of a memory address explicitly in an operand. Address bits 16 to 23 are specified by the data bank register (DTB). A prefix instruction for access space addressing is invalid for this mode of addressing.


Figure B.3-7 Example of Direct Addressing (addr16)



○ I/O direct bit addressing (io:bp)

Specify bits in physical addresses 000000H to 0000FFH explicitly. Bit positions are indicated by ":bp", where the larger number indicates the most significant bit (MSB) and the lower number indicates the least significant bit (LSB).


Figure B.3-8 Example of I/O Direct Bit Addressing (io:bp)



Abbreviated direct bit addressing (dir:bp)

Specify the eight low-order bits of a memory address explicitly in an operand. Address bits 8 to 15 are specified by the direct page register (DPR). Address bits 16 to 23 are specified by the data bank register (DTB). Bit positions are indicated by ":bp", where the larger number indicates the most significant bit (MSB) and the lower number indicates the least significant bit (LSB).


Figure B.3-9 Example of Abbreviated Direct Bit Addressing (dir:bp)



Direct bit addressing (addr16:bp)

Specify arbitrary bits in 64 kilobytes explicitly. Address bits 16 to 23 are specified by the data bank register (DTB). Bit positions are indicated by ":bp", where the larger number indicates the most significant bit (MSB) and the lower number indicates the least significant bit (LSB).

Figure B.3-10 Example of Direct Bit addressing (addr16:bp)



O Vector Addressing (#vct)

Specify vector data in an operand to indicate the branch destination address. There are two sizes for vector numbers: 4 bits and 8 bits. Vector addressing is used for a subroutine call or software interrupt instruction.

Figure B.3-11 Example of Vector Addressing (#vct)




Table B.3-2 CALLV Vector List

| Instruction | Vector address L | Vector address H |
|-------------|------------------|------------------|
| CALLV #0 | XXFFFEH | XXFFFFH |
| CALLV #1 | XXFFFCH | XXFFFDH |
| CALLV #2 | XXFFFAH | XXFFFBH |
| CALLV #3 | XXFFF8H | XXFFF9H |
| CALLV #4 | XXFFF6H | XXFFF7H |
| CALLV #5 | XXFFF4H | XXFFF5H |
| CALLV #6 | XXFFF2H | XXFFF3H |
| CALLV #7 | XXFFF0H | XXFFF1H |
| CALLV #8 | XXFFEEH | XXFFEFH |
| CALLV #9 | XXFFECH | XXFFEDH |
| CALLV #10 | XXFFEAH | XXFFEBH |
| CALLV #11 | XXFFE8H | XXFFE9H |
| CALLV #12 | XXFFE6H | XXFFE7H |
| CALLV #13 | XXFFE4H | XXFFE5H |
| CALLV #14 | XXFFE2H | XXFFE3H |
| CALLV #15 | XXFFE0H | XXFFE1H |

Note: A PCB register value is set in XX.

Note:

When the program bank register (PCB) is FF_H , the vector area overlaps the vector area of INT #vct8 (#0 to #7). Use vector addressing carefully (see Table B.3-2 "CALLV Vector List").

B.4 Indirect Addressing


In indirect addressing mode, an address is specified indirectly by the address data of an operand.

■ Indirect Addressing

O Register indirect addressing (@RWj j = 0 to 3)

Memory is accessed using the contents of general-purpose register RWj as an address. Address bits 16 to 23 are indicated by the data bank register (DTB) when RW0 or RW1 is used, system stack bank register (SSB) or user stack bank register (USB) when RW3 is used, or additional data bank register (ADB) when RW2 is used.

Figure B.4-1 Example of Register Indirect Addressing (@RWj j = 0 to 3)




O Register indirect addressing with post increment (@RWj+ j = 0 to 3)

Memory is accessed using the contents of general-purpose register RWj as an address. After operand operation, RWj is incremented by the operand size (1 for a byte, 2 for a word, or 4 for a long word). Address bits 16 to 23 are indicated by the data bank register (DTB) when RW0 or RW1 is used, system stack bank register (SSB) or user stack bank register (USB) when RW3 is used, or additional data bank register (ADB) when RW2 is used.

If the post increment results in the address of the register that specifies the increment, the incremented value is referenced after that. In this case, if the next instruction is a write instruction, priority is given to writing by an instruction and, therefore, the register that would be incremented becomes write data.


Figure B.4-2 Example of Register Indirect Addressing with Post Increment (@RWj + j = 0 to 3)



O Register indirect addressing with offset (@RWi + disp8 i = 0 to 7, @RWj + disp16 j = 0 to 3)

Memory is accessed using the address obtained by adding an offset to the contents of general-purpose register RWj. Two types of offset, byte and word offsets, are used. They are added as signed numeric values. Address bits 16 to 23 are indicated by the data bank register (DTB) when RW0, RW1, RW4, or RW5 is used, system stack bank register (SSB) or user stack bank register (USB) when RW3 or RW7 is used, or additional data bank register (ADB) when RW2 or RW6 is used.


Figure B.4-3 Example of Register Indirect Addressing with Offset (@RWi + disp8 i = 0 to 7, @RWj + disp16 j = 0 to 3)



O Long register indirect addressing with offset (@RLi + disp8 i = 0 to 3)

Memory is accessed using the address that is the 24 low-order bits obtained by adding an offset to the contents of general-purpose register RLi. The offset is 8-bits long and is added as a signed numeric value.

Figure B.4-4 Example of Long Register Indirect Addressing with Offset (@RLi + disp8 i = 0 to 3)




Program counter indirect addressing with offset (@PC + disp16)

Memory is accessed using the address indicated by (instruction address + 4 + disp16). The offset is one word long. Address bits 16 to 23 are specified by the program bank register (PCB). Note that the operand address of each of the following instructions is not deemed to be (next instruction address + disp16):

- DBNZ eam, rel
- DWBNZ eam, rel
- CBNE eam, #imm8, rel
- CWBNE eam, #imm16, rel
- MOV eam, #imm8
- MOVW eam, #imm16


Figure B.4-5 Example of Program Counter Indirect Addressing with Offset (@PC + disp16)



O Register indirect addressing with base index (@RW0 + RW7, @RW1 + RW7)

Memory is accessed using the address determined by adding RW0 or RW1 to the contents of general-purpose register RW7. Address bits 16 to 23 are indicated by the data bank register (DTB).


Figure B.4-6 Example of Register Indirect Addressing with Base Index (@RW0 + RW7, @RW1 + RW7)



O Program counter relative branch addressing (rel)

The address of the branch destination is a value determined by adding an 8-bit offset to the program counter (PC) value. If the result of addition exceeds 16 bits, bank register incrementing or decrementing is not performed and the excess part is ignored, and therefore the address is contained within a 64-kilobyte bank. This addressing is used for both conditional and unconditional branch instructions. Address bits 16 to 23 are indicated by the program bank register (PCB).


Figure B.4-7 Example of Program Counter Relative Branch Addressing (rel)



O Register list (rlst)

Specify a register to be pushed onto or popped from a stack.

Figure B.4-8 Configuration of the Register List






Figure B.4-9 Example of Register List (rlist)

Accumulator indirect addressing (@A)

Memory is accessed using the address indicated by the contents of the low-order bytes (16 bits) of the accumulator (AL). Address bits 16 to 23 are specified by a mnemonic in the data bank register (DTB).





Figure B.4-10 Example of Accumulator Indirect Addressing (@A)

O Accumulator indirect branch addressing (@A)

The address of the branch destination is the content (16 bits) of the low-order bytes (AL) of the accumulator. It indicates the branch destination in the bank address space. Address bits 16 to 23 are specified by the program bank register (PCB). For the Jump Context (JCTX) instruction, however, address bits 16 to 23 are specified by the data bank register (DTB). This addressing is used for unconditional branch instructions.


Figure B.4-11 Example of Accumulator Indirect Branch Addressing (@A)



O Indirect specification branch addressing (@ear)

The address of the branch destination is the word data at the address indicated by ear.


Figure B.4-12 Example of Indirect Specification Branch Addressing (@ear)



O Indirect specification branch addressing (@eam)

The address of the branch destination is the word data at the address indicated by eam.

Figure B.4-13 Example of Indirect Specification Branch Addressing (@eam)



B.5 Execution Cycle Count

The number of cycles required for instruction execution (execution cycle count) is obtained by adding the number of cycles required for each instruction, "correction value" determined by the condition, and the number of cycles for instruction fetch.

■ Execution Cycle Count

The number of cycles required for instruction execution (execution cycle count) is obtained by adding the number of cycles required for each instruction, "correction value" determined by the condition, and the number of cycles for instruction fetch. In the mode of fetching an instruction from memory such as internal ROM connected to a 16-bit bus, the program fetches the instruction being executed in word increments. Therefore, intervening in data access increases the execution cycle count.

Similarly, in the mode of fetching an instruction from memory connected to an 8-bit external bus, the program fetches every byte of an instruction being executed. Therefore, intervening in data access increases the execution cycle count. In CPU intermittent operation mode, access to a general-purpose register, internal ROM, internal RAM, internal I/O, or external data bus causes the clock to the CPU to halt for the cycle count specified by the CG0 and CG1 bits of the low power consumption mode control register. Therefore, for the cycle count required for instruction execution in CPU intermittent operation mode, add the "access count x cycle count for the halt" as a correction value to the normal execution count.

■ Calculating the Execution Cycle Count

Table B.5-1 "Execution Cycle Counts in Each Addressing Mode" lists execution cycle counts and Table B.5-2 "Cycle Count Correction Values for Counting Execution Cycles" and Table B.5-3 "Cycle Count Correction Values for Counting Instruction Fetch Cycles" summarize correction value data.

Table B.5-1 Execution Cycle Counts in Each Addressing Mode

| | | (a) ^(*1) | Register access count in |
|----------------------|--|---|---------------------------|
| Code | Operand | Execution cycle count in each addressing mode | each addressing mode |
| 00 07 | Ri Rwi RLi | See the instruction list. | See the instruction list. |
| 08 0B | @RWj | 2 | 1 |
| 0C 0F | @RWj+ | 4 | 2 |
| 10 17 | @RWi+disp8 | 2 | 1 |
| 18 1B | @RWi+disp16 | 2 | 1 |
| 1C 1D 1E 1F | @RW0+RW7 @RW1+RW7 @PC+disp16 addr16 | 4 4 2 1 | 2 2 0 0 |

^{*1: (}a) is used for \sim (cycle count) and B (correction value) in B.8 "F 2 MC-16LX Instruction List".

Table B.5-2 Cycle Count Correction Values for Counting Execution Cycles

| Operand | (b) by | /te ^(*1) | (c) wo | ord ^(*1) | (d) lo | ng ^(*1) |
|--|-------------|---------------------|-------------|---------------------|-------------|--------------------|
| | Cycle count | Access count | Cycle count | Access count | Cycle count | Access count |
| Internal register | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory Even address | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory Odd address | +0 | 1 | +2 | 2 | +4 | 4 |
| External data bus 16-bit even address | +1 | 1 | +1 | 1 | +2 | 2 |
| External data bus 16-bit odd address | +1 | 1 | +4 | 2 | +8 | 4 |
| External data bus 8-bits | +1 | 1 | +4 | 2 | +8 | 4 |

^{*1: (}b), (c), and (d) are used for \sim (cycle count) and B (correction value) in B.8 "F 2 MC-16LX Instruction List".

When an external data bus is used, the cycle counts during which an instruction is made to wait by ready input or automatic ready must also be added.

Table B.5-3 Cycle Count Correction Values for Counting Instruction Fetch Cycles

| Instruction | Byte boundary | Word boundary |
|---------------------------|---------------|------------------|
| Internal memory | - | +2 |
| External data bus 16-bits | - | +3 |
| External data bus 8-bits | +3 | - |

Note:

- When an external data bus is used, the cycle counts during which an instruction is made to wait by ready input or automatic ready must also be added.
- Actually, instruction execution is not delayed by every instruction fetch. Therefore, use the correction values to calculate the worst case.

B.6 Effective Address Field

Table B.6-1 "Effective Address Field" shows the effective address field.

■ Effective Address Field

Table B.6-1 Effective Address Field

| Code | Re | presenta | ation | Address format | Byte count of extended address part (*1) |
|--|---|----------|--|---|---|
| 00 01 02 03 04 05 06 07 | R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3) | | (RL0) RL1 (RL1) RL2 (RL2) RL3 | Register direct: Individual parts correspond to the byte, word, and long word types in order from the left. | - |
| 08 09 0A 0B | @RW0 @RW1 @RW2 @RW3 | | | Register indirect | 0 |
| 0C 0D 0E 0F | @RW0+ @RW1+ @RW2+ @RW3+ | | | Register indirect with post increment | 0 |
| 10 11 12 13 14 15 16 17 | @ RW0+disp8 @ RW1+disp8 @ RW2+disp8 @ RW3+disp8 @ RW4+disp8 @ RW5+disp8 @ RW6+disp8 | | | Register indirect with 8-bit displacement | 1 |
| 18 19 1A 1B | @RW0+disp16 @RW1+disp16 @RW2+disp16 @RW3+disp16 | | | Register indirect with 16-bit displacement | 2 |
| 1C 1D 1E 1F | @RW0+RW7 @RW1+RW7 @PC+disp16 addr16 | | | Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address | 0 0 2 2 |

^{*1:} Each byte count of the extended address part applies to + in the # (byte count) column in B.8 "F²MC-16LX Instruction List".

B.7 How to Read the Instruction List

Table B.7-1 "Description of Items in the Instruction List" describes the items used in the F2MC-16LX Instruction List, and Table B.7-2 "Explanation on Symbols in the Instruction List" describes the symbols used in the same list.

■ Description of instruction presentation items and symbols

Table B.7-1 Description of Items in the Instruction List

| Item | Description |
|-----------|---|
| Mnemonic | Uppercase, symbol: Represented as is in the assembler. Lowercase: Rewritten in the assembler. Number of following lowercase: Indicates bit length in the instruction. |
| # | Indicates the number of bytes. |
| ~ | Indicates the number of cycles. See Table B.2-1 "Effective Address Field" for the alphabetical letters in items. |
| RG | Indicates the number of times a register access is performed during instruction execution. The number is used to calculate the correction value for CPU intermittent operation. |
| В | Indicates the correction value used to calculate the actual number of cycles during instruction execution. The actual number of cycles during instruction execution can be determined by adding the value in the ~ column to this value. |
| Operation | Indicates the instruction operation. |
| LH | Indicates the special operation for bits 15 to 08 of the accumulator. Z: Transfers 0. X: Transfers after sign extension. -: No transfer |
| АН | Indicates the special operation for the 16 high-order bits of the accumulator. *: Transfers from AL to AH. -: No transfer Z: Transfers 00 to AH. X: Transfers 00H or FFH to AH after AL sign extension. |

Table B.7-1 Description of Items in the Instruction List (Continued)

| Item | Description |
|------|--|
| I | |
| S | Each indicates the state of each flog: I (interrupt enable) S (stack) T |
| Т | Each indicates the state of each flag: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), C (carry). |
| N | *: Changes upon instruction execution: No change |
| Z | Z: Set upon instruction execution. |
| V | X: Reset upon instruction execution. |
| С | |
| RMW | Indicates whether the instruction is a Read Modify Write instruction (reading data from memory by the I instruction and writing the result to memory). *: Read Modify Write instruction -: Not Read Modify Write instruction Note: Cannot be used for an address that has different meanings between read and write operations. |

Table B.7-2 Explanation on Symbols in the Instruction List

| Symbol | Explanation |
|----------|---|
| A | The bit length used varies depending on the 32-bit accumulator instruction. Byte: Low-order 8 bits of byte AL Word: 16 bits of word AL Long word: 32 bits of AL and AH |
| AH AL | 16 high-order bits of A 16 low-order bits of A |
| SP | Stack pointer (USP or SSP) |
| PC | Program counter |
| РСВ | Program bank register |
| DTB | Data bank register |
| ADB | Additional data bank register |
| SSB | System stack bank register |
| USB | User stack bank register |
| SPB | Current stack bank register (SSB or USB) |
| DPR | Direct page register |
| brg1 | DTB, ADB, SSB, USB, DPR, PCB, SPB |
| brg2 | DTB, ADB, SSB, USB, DPR, SPB |
| Ri | R0, R1, R2, R3, R4, R5, R6, R7 |

Table B.7-2 Explanation on Symbols in the Instruction List (Continued)

| Symbol | Explanation |
|--|--|
| RWi | RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7 |
| RWj | RW0, RW1, RW2, RW3 |
| RLi | RL0, RL1, RL2, RL3 |
| dir | Abbreviated direct addressing |
| addr16 addr24 ad24 0-15 ad24 16-23 | Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24 |
| io | I/O area (000000H to 0000FFH) |
| #imm4 #imm8 #imm16 #imm32 ext (imm8) | 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data obtained by sign extension of 8-bit immediate data |
| disp8 disp16 | 8-bit displacement 16-bit displacement |
| bp | Bit offset |
| vct4 vct8 | Vector number (0 to 15) Vector number (0 to 255) |
| () b | Bit address |
| rel | PC relative branch |
| ear eam | Effective addressing (code 00 to 07) Effective addressing (code 08 to 1F) |
| rlst | Register list |

B.8 F²MC-16LX Instruction List

Table B.8-1 "41 Transfer Instructions (byte)" to Table B.9-19 "MOVW ea, Rwi Instruction (first byte = 7DH)" list the instructions used by the $F^2MC-16LX$.

■ F²MC-16LX Instruction List

Table B.8-1 41 Transfer Instructions (byte)

| ı | I nemonic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|--|--|---|---|---|--|---|---|-------------------|---|---|---------------------------------------|---|---|---|----------------------------|-------------|
| MOV MOV MOV MOV MOV MOV MOV MOV MOV | A,dir A,addr16 A,Ri A,ear A,eam A,io A,#imm8 A,@A A,@RLi+disp8 A,#imm4 | 2 3 1 2 2+ 2 2 2 3 1 | 3 4 2 2 3+(a) 3 2 3 10 | 0 0 1 1 0 0 0 0 2 | (b) (b) 0 0 (b) (b) 0 (b) (b) 0 | byte (A) < (dir) byte (A) < (addr16) byte (A) < (Ri) byte (A) < (ear) byte (A) < (eam) byte (A) < (io) byte (A) < (io) byte (A) < (in) | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | * * * * * * - * * | | - | * * * * * * * * * * * * * * * * * * * | * * * * * * * * | | | - - - - - - | |
| MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX | A,dir A,addr16 A,Ri A,ear A,eam A,io A,#imm8 A,@A A,@RWi+disp8 A,@RKI+disp8 | 2 3 2 2 2+ 2 2 2 2 2 3 | 3 4 2 2 3+(a) 3 2 3 5 10 | 0 0 1 1 1 0 0 0 0 | (b) (b) 0 0 (b) (b) 0 (b) (b) (b) | byte (A) < (dir) byte (A) < (addr16) byte (A) < (Ri) byte (A) < (ear) byte (A) < (ear) byte (A) < (eam) byte (A) < (io) byte (A) < (in) byte (A) < ((A)) byte (A) < ((RWi)+disp8) byte (A) < ((RLi)+disp8) | X X X X X X X X X | * * * * * * - * * | | - | | * * * * * * * * | * * * * * * * * * | | - - - - - - | |
| MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV | dir,A addr16,A Ri,A ear,A eam,A io,A @RLi+disp8,A Ri,ear Ri,ear ear,Ri eam,Ri Ri,#imm8 io,#imm8 dir,#imm8 ear,#imm8 ear,#imm8 @AL,AH/ MOV @A,T | 2 3 1 2 2+ 2 3 2 2+ 2 2+ 2 3 3 3 3 3 3 3 3 4 2 | 3 4 2 2 3+(a) 3 10 3 4+(a) 4 5+(a) 2 5 5 5 2 4+(a) 3 | 0 0 1 1 1 0 0 2 2 2 1 1 2 1 0 0 0 0 1 1 1 0 0 0 0 | (b) (b) 0 0 (b) (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) | byte (dir) < (A) byte (addr16) < (A) byte (Ri) < (A) byte (ear) < (A) byte (ear) < (A) byte (ear) < (A) byte (inc) < (A) byte (inc) < (A) byte (Ri) < (ear) byte (Ri) < (ear) byte (ear) < (Ri) byte (ear) < (Ri) byte (ear) < (Ri) byte (ear) < imm8 byte (inc) < imm8 byte (inc) < imm8 byte (ear) < imm8 | | | | | | * | * | | | |
| XCH XCH XCH XCH | A,ear A,eam Ri,ear Ri,eam | 2 2+ 2 2+ | 4 5+(a) 7 9+(a) | 2 0 4 2 | 0 2×(b) 0 2×(b) | byte (A) <> (ear) byte (A) <> (eam) byte (Ri) <> (ear) byte (Ri) <> (eam) | Z Z - | - | | | - - - | - | - | | | - |

Note:

Table B.8-2 38 Transfer Instructions (byte)

| | Mnemonic | # | ~ | RG | В | Operation | L H | A H | I | S | Т | N | Z | v | С | R M W |
|--|--|--|---|--|--|---|--------|---------------------|-------------|---|-------------|---|---|-------------|---|-------------|
| MOVW MOVW MOVW MOVW MOVW MOVW MOVW MOVW | A,dir A,addr16 A,SP A,RWi A,ear A,eam A,io A,@A A,#imm16 A,@RWi+disp8 A,@RLi+disp8 | 2 3 1 1 2 2+ 2 2 3 2 3 | 3 4 1 2 2 3+(a) 3 3 2 5 | 0 0 0 1 1 1 0 0 0 0 1 1 2 | (c) (c) 0 0 0 (c) (c) (c) (c) (c) | word (A) < (dir) word (A) < (addr16) word (A) < (SP) word (A) < (RWi) word (A) < (ear) word (A) < (ear) word (A) < (io) word (A) < (io) word (A) < (io) word (A) < ((RWi)+disp8) word (A) < ((RWi)+disp8) | - | * * * * * * * * * * | | | | * * * * * * * * * | * * * * * * * * * | - | | |
| MOVW MOVW MOVW MOVW MOVW MOVW MOVW MOVW | dir,A addr16,A SP,A RWi,A ear,A eam,A io,A @ RWi+disp8,A @ RLi+disp8,A RWi,ear RWi,ear RWi,eam ear,Rwi eam,Rwi eam,Rwi RWi,#imm16 io,#imm16 ear,#imm16 ear,#imm16 @ AL,AH/MOVW @ A,T | 2 3 1 1 2 2+ 2 2 3 2 2+ 2 2+ 2 2+ 2 3 4 4 4+ 2 | 3 4 1 2 2 3+(a) 3 5 10 3 4+(a) 4 5+(a) 2 5 2 4+(a) 3 | 0 0 0 1 1 0 0 1 2 2 1 1 2 1 0 0 | | word (dir) < (A) word (addr16) < (A) word (SP) < (A) word (RWi) < (A) word (ear) < (A) word (ear) < (A) word (io) < (A) word (io) < (A) word ((RWi)+disp8) < (A) word ((RLi)+disp8) < (A) word (RWi) < (ear) word (RWi) < (ear) word (ear) < (RWi) word (ear) < (RWi) word (ear) < (RWi) word (io) < imm16 word (io) < imm16 word (ear) < imm16 | | | | | | * | * | | | |
| XCHW XCHW XCHW XCHW | A,ear A,eam RWi, ear RWi, eam | 2 2+ 2 2+ | 4 5+(a) 7 9+(a) | 2 0 4 2 | 0 2 x (c) 0 2 x (c) | word (A) <> (ear) word (A) <> (eam) word (RWi) <> (ear) word (RWi) <> (eam) | | | - - - | | - - - | - - - | | - - - | | |
| MOVL MOVL MOVL | A,ear A,eam A,#imm32 | 2 2+ 5 | 4 5+(a) 3 | 2 0 0 | 0 (d) 0 | long (A) < (ear) long (A) < (eam) long (A) < imm32 | - | - - - | - - - | - | - - - | * * | * * | - - - | | |
| MOVL MOVL | ear,A eam,A | 2 2+ | 4 5+(a) | 2 0 | 0 (d) | long (ear1) < (A) long(eam1) < (A) | - | - | - | - | - | * | * | - | | - |

Table B.8-3 42 Addition/subtraction Instructions (byte, word, long word)

| M | Inemonic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|---|--|---|---|--|--|--|---------------------------------------|------------------|------------------|---|------------------|---|---|---|---|------------------|
| ADD ADD ADD ADD ADD ADD ADDC ADDC ADDC | A,#imm8 A,dir A,ear A,eam ear,A eam,A A A,ear A,eam A A,#imm8 A,dir A,ear A,eam ear,A eam,A A | 2 2 2 2+ 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 1 1 2 2+ 1 1 2 2+ 1 1 2 2+ 1 1 2 2+ 1 1 2 2 1 1 2 1 2 | 2 5 3 4+(a) 3 5+(a) 2 3 4+(a) 3 2 5 5 3 4+(a) 3 5+(a) 2 3 4+(a) 3 4+(a) 3 | 0 0 1 0 2 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 | 0 (b) 0 (b) 0 2x(b) 0 0 (b) 0 (b) 0 (b) 0 2x(b) 0 0 (b) 0 (b) | byte (A) < (A) + imm8 byte (A) < (A) + (dir) byte (A) < (A) + (ear) byte (A) < (A) + (ear) byte (A) < (A) + (eam) byte (ear) < (ear) + (A) byte (eam) < (eam) + (A) byte (A) < (AH) + (AL) + (C) byte (A) < (A) + (ear)+ (C) byte (A) < (A) + (ear)+ (C) byte (A) < (A) + (eam)+ (C) byte (A) < (A) - (imm8 byte (A) < (A) - (imm8 byte (A) < (A) - (ear) byte (A) < (A) - (ear) byte (A) < (A) - (ear) byte (ar) < (ear) - (A) byte (eam) < (eam) - (A) byte (eam) < (eam) - (A) byte (A) < (AH) - (AL) - (C) byte (A) < (A) - (eam) - (C) byte (A) < (AH) - (AL) - (C) (decimal) | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | | | | | * | * | * | * | |
| ADDW ADDW ADDW ADDW ADDW ADDCW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW SUBW SUB | A A,ear A,eam A,#imm16 ear,A eam,A A,ear A,eam A A,ear A,eam A,#imm16 ear,A eam A,#imm16 ear,A eam,A | 1 2 2+ 3 2 2+ 1 2 2+ 3 2 2+ 2 2+ 2 2+ 2 | 2 3 4+(a) 2 3 5+(a) 3 4+(a) 2 3 4+(a) 2 3 5+(a) 3 4+(a) | 0 1 0 0 2 0 1 1 0 0 0 1 0 0 2 0 1 | 0 0 (c) 0 0 2×(c) 0 (c) 0 0 (c) 0 0 2×(c) | word (A) < (AH) + (AL) word (A) < (A) + (ear) word (A) < (A) + (eam) word (A) < (A) + imm16 word (ear) < (ear) + (A) word (eam) < (eam) + (A) word (A) < (A) + (eam) + (C) word (A) < (A) + (eam) + (C) word (A) < (A) + (eam) + (C) word (A) < (AH) - (AL) word (A) < (AH) - (AL) word (A) < (A) - (ear) word (A) < (A) - imm16 word (ear) < (ear) - (A) word (eam) < (eam) - (A) word (A) < (A) - (eam) - (C) word (A) < (A) - (ear) - (C) | | | | | | * | * | * | * | * * |
| ADDL ADDL ADDL SUBL SUBL SUBL | A,ear A,eam A,#imm32 A,ear A,eam A,#imm32 | 2 2+ 5 2 2+ 5 | 6 7+(a) 4 6 7+(a) 4 | 2 0 0 2 0 0 | 0 (d) 0 0 (d) 0 | long (A) < (A) + (ear) long (A) < (A) + (eam) long (A) < (A) + imm32 long (A) < (A) - (ear) long (A) < (A) - (eam) long (A) < (A) - imm32 | | - - - - | - - - - | - | - - - - | * * * * * * | * * * * * * | * * * * * * | * * * * * * | - - - - |

Table B.8-4 12 Increment/decrement Instructions (byte, word, long word)

| | Mnemonic | # | ~ | RG | В | Operation | H | A | I | S | Т | N | Z | V | С | R M W |
|--------------|------------|---------|------------|--------|-----------------|--|---|-----|---|-----|---|---|---|---|-----|-------------|
| INC INC | ear eam | 2 2+ | 3 5+(a) | 2 0 | 0 2×(b) 0 | byte (ear) < (ear) + 1 byte (eam) < (eam) + 1 | - | - | - | - | - | * | * | * | - | * |
| DEC DEC | ear eam | 2 2+ | 3 5+(a) | 2 | 2×(b) | byte (ear) < (ear) - 1 byte (eam) < (eam) - 1 | - | - | - | - | - | * | * | * | - | * |
| INCW INCW | ear eam | 2 2+ | 3 5+(a) | 2 0 | 0 2×(c) | word (ear) < (ear) + 1 word (eam) < (eam) + 1 | - | - | - | - | - | * | * | * | 1 1 | * |
| DECW DECW | ear eam | 2 2+ | 3 5+(a) | 2 0 | 0 2×(c) | word (ear) < (ear) - 1 word (eam) < (eam) - 1 | - | - | - | - | - | * | * | * | | * |
| INCL INCL | ear eam | 2 2+ | 7 9+(a) | 4 0 | 0 2×(d) | long (ear) < (ear) + 1 long (eam) < (eam) + 1 | - | - | - | | - | * | * | * | - | * |
| DECL DECL | ear eam | 2 2+ | 7 9+(a) | 4 0 | 0 2×(d) | long (ear) < (ear) - 1 long (eam) < (eam) - 1 | - | 1 1 | - | 1 1 | - | * | * | * | 1 1 | * |

See Table B.5-1 "Execution Cycle Counts in Each Addressing Mode" and Table B.5-2 "Cycle Count Correction Values for Counting Execution Cycles" for information on (a) to (d) in the table.

Table B.8-5 11 Compare Instructions (byte, word, long word)

| N | Inemonic | # | ~ | RG | В | Operation | H | A | I | s | Т | Ν | Z | ٧ | С | R M W |
|------------------------------|---------------------------------|-------------------|----------------------|------------------|--------------------|--|---------|---------|---------|---------|---------|-------|-------|-------|---------|-------------|
| CMP CMP CMP CMP | A A,ear A,eam A,#imm8 | 1 2 2+ 2 | 1 2 3+(a) 2 | 0 1 0 0 | 0 0 (b) 0 | byte (AH) - (AL) byte (A) - (ear) byte (A) - (eam) byte (A) - imm8 | | | | 1 1 1 1 | 1 1 1 1 | * * * | * * * | * * * | * * * * | |
| CMPW CMPW CMPW CMPW | A A,ear A,eam A,#imm16 | 1 2 2+ 3 | 1 2 3+(a) 2 | 0 1 0 0 | 0 0 (c) 0 | word (AH) - (AL) word (A) - (ear) word (A) - (eam) word (A) - imm16 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | * * * | * * * | * * * | * * * | |
| CMPL CMPL CMPL | A,ear A,eam A,#imm32 | 2 2+ 5 | 6 7+(a) 3 | 2 0 0 | 0 (d) 0 | long (A) - (ear) long (A) - (eam) long (A) - imm32 | | - | - | 1 1 1 | 1 1 1 | * * | * * | * * | * * | - - - |

Note:

Table B.8-6 11 unsigned multiplication/division instructions (word, long word)

| Mner | monic | # | ~ | RG | В | Operation | H | A | I | S | Т | N | Z | < | С | R M W |
|---|--|------------------------------|--------------------------------------|-----------------------|------------------------|---|---|---------|---|---|---------|-------|---------|---|---------|-------------|
| DIVU | Α | 1 | *1 | 0 | 0 | word (AH) / byte (AL) quotient> byte (AL) remainder> byte (AH) | - | | - | - | - | - | - | * | * | - |
| DIVU | A,ear | 2 | *2 | 1 | 0 | word (A) / byte (ear) quotient> byte (A) remainder> byte (ear) | - | - | - | - | - | - | - | * | * | - |
| DIVU | A,eam | 2+ | *3 | 0 | *6 | word (A) / byte (eam) quotient> byte (eam) quotient> byte (A) remainder> byte (eam) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A,ear | 2 | *4 | 1 | 0 | long (A) / word (ear) quotient> word(A) remainder> word(ear) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A,eam | 2+ | *5 | 0 | *7 | long (A) / word (eam) quotient> word(A) remainder> word(eam) | - | - | - | - | - | - | - | * | * | - |
| MULU MULU MULU MULUW MULUW MULUW | A A,ear A,eam A A,ear A,eam | 1 2 2+ 1 2 2+ | *8 *9 *10 *11 *12 *13 | 0 1 0 0 1 | (c) (b) 0 (c) | byte (AH) * byte (AL)> word (A) byte (A) * byte (ear)> word (A) byte (A) * byte (eam)> word (A) word (AH) * word (AL)> Long (A) word (A) * word (ear)> Long (A) word (A) * word (eam)> Long (A) | | 1 1 1 1 | | | 1 1 1 1 | 11111 | 1 1 1 1 | | 1 1 1 1 | |

^{*1: 3:} Division by 0 7: Overflow 15: Normal

Table B.8-7 11 Signed Multiplication/Division Instructions (word, long word)

| Mne | monic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|-------|-------|----|----|----|----|---|--------|--------|---|---|---|---|---|---|---|-------------|
| DIVU | Α | 2 | *1 | 0 | 0 | word (AH) / byte (AL) | Z | - | - | - | - | - | - | * | * | - |
| DIVU | A,ear | 2 | *2 | 1 | 0 | quotient> byte (AL) remainder> byte (AH) word (A) / byte (ear) quotient> byte (A) remainder> byte (ear) | Z | - | - | - | - | - | - | * | * | - |
| DIVU | A,eam | 2+ | *3 | 0 | *6 | word (A) / byte (eam) quotient> byte (eam) quotient> byte (A) remainder> byte (eam) | Z | - | - | - | - | - | - | * | * | - |
| DIVUW | A,ear | 2 | *4 | 1 | 0 | long (A) / word (ear) quotient> word(A) remainder> word(ear) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A,eam | 2+ | *5 | 0 | *7 | long (A) / word (eam) quotient> word(A) remainder> word(eam) | - | - | - | - | - | - | - | * | * | - |

^{*2: 4:} Division by 0 8: Overflow 16: Normal

^{*3: 6+(}a): Division by 0 9+(a): Overflow 19+(a): Normal

^{*4: 4:} Division by 0 7: Overflow 22: Normal

^{*5: 6+(}a): Division by 0 8+(a): Overflow 26+(a): Normal

^{*6: (}b): Division by 0 or overflow 2 x (b): Normal

^{*7: (}c): Division by 0 or overflow 2 x (c): Normal

^{*8: 3:} Byte (AH) is 0. 7: Byte (AH) is not 0.

^{*9: 4:} Byte (ear) is 0. 8: Byte (ear) is not 0.

^{*10: 5+(}a): Byte (eam) is 0, 9+(a): Byte (eam) is not 0.

^{*11: 3:} Word(AH) is 0. 11: Word (AH) is not 0.

^{*12: 4:} Word(ear) is 0. 12: Word (ear) is not 0.

^{*13: 5+(}a): Word (eam) is 0. 13+(a): Word (eam) is not 0.

APPENDIX B Instructions

Table B.8-7 11 Signed Multiplication/Division Instructions (word, long word)

| Mne | monic | # | ~ | RG | В | Operation | H | A H | I | s | Т | N | Z | ٧ | С | R M W |
|---|--|------------------------------|--------------------------------------|-----------------------|-----------|---|---|--------|---------|---|-----------|-----------|---------|-----------|-----------|-------------|
| MUL MUL MUL MULW MULW MULW | A A,ear A,eam A A,ear A,eam | 2 2 2+ 2 2 2+ | *8 *9 *10 *11 *12 *13 | 0 1 0 0 1 | 0 (c) (c) | byte (AH) * byte (AL)> word (A) byte (A) * byte (ear)> word (A) byte (A) * byte (eam)> word (A) word (AH) * word (AL)> Long (A) word (A) * word (ear)> Long (A) word (A) * word (eam)> Long (A) | | | 1 1 1 1 | | 1 1 1 1 1 | 1 1 1 1 1 | 1 1 1 1 | 1 1 1 1 1 | 1 1 1 1 1 | |

- *1: 3: Division by 0, 8 or 18: Overflow, 18: Normal
- *2: 4: Division by 0, 11 or 22: Overflow, 23: Normal
- *3: 5+(a): Division by 0, 12+(a) or 23+(a): Overflow, 24+(a): Normal
- *4: When dividend is positive; 4: Division by 0, 12 or 30: Overflow, 31: Normal When dividend is negative; 4: Division by 0, 12 or 31: Overflow, 32: Normal
- *5: When dividend is positive; 5+(a): Division by 0, 12+(a) or 31+(a): Overflow, 32+(a): Normal When dividend is negative; 5+(a): Division by 0, 12+(a) or 32+(a): Overflow, 33+(a): Normal
- *6: (b): Division by 0 or overflow, 2 x (b): Normal
- *7: (c): Division by 0 or overflow, 2 x (c): Normal
- *8: 3: Byte (AH) is 0, 12: result is positive, 13: result is negative
- *9: 4: Byte (ear) is 0, 13: result is positive, 14: result is negative
- *10: 5+(a): Byte (eam) is 0, 14+(a): result is positive, 15+(a): result is negative
- *11: 3: Word(AH) is 0, 16: result is positive, 19: result is negative
- *12: 4: Word(ear) is 0, 17: result is positive, 20: result is negative
- *13: 5+(a): Word(eam) is 0, 18+(a): result is positive, 21+(a): result is negative

Note:

- The execution cycle count found when an overflow occurs in a DIV or DIVW instruction may be a pre-operation count or a post-operation count depending on the detection timing.
- When an overflow occurs with DIV or DIVW instruction, the contents of the AL are destroyed.
- See Table B.5-1 "Execution Cycle Counts in Each Addressing Mode" and Table B.5-2
 "Cycle Count Correction Values for Counting Execution Cycles" for information on (a) to (d)
 in the table.

Table B.8-8 39 Logic 1 Instructions (byte, word)

| Mn | emonic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|--|--|--|---|--------------------------------------|---|---|------------------|------------------|------------------|------------------|------------------|---------------|-----------------|--------------------------------------|------------------|-------------|
| AND AND AND AND AND | A,#imm8 A,ear A,eam ear,A eam,A | 2 2 2+ 2 2+ | 2 3 4+(a) 3 5+(a) | 0 1 0 2 0 | 0 0 (b) 0 2x(b) | byte (A) < (A) and imm8 byte (A) < (A) and (ear) byte (A) < (A) and (eam) byte (ear) < (ear)and (A) byte (eam) < (eam)and (A) | - - - - | - - - - | - - - - | - - - - | - - - - | * * * * * | * * * * * | R R R R | - - - - | * |
| OR OR OR OR OR | A,#imm8 A,ear A,eam ear,A eam,A | 2 2 2+ 2 2+ | 2 3 4+(a) 3 5+(a) | 0 1 0 2 0 | 0 0 (b) 0 2×(b) | byte (A) < (A) or imm8 byte (A) < (A) or (ear) byte (A) < (A) or (eam) byte (ear) < (ear)or (A) byte (eam) < (eam)or (A) | | | | - | - | * * * * * | * * * * | R R R R | | * |
| XOR XOR XOR XOR XOR NOT NOT | A,#imm8 A,ear A,eam ear,A eam,A A ear eam | 2 2 2+ 2 2+ 1 2 2+ | 2 3 4+(a) 3 5+(a) 2 3 5+(a) | 0 1 0 2 0 0 2 0 | 0 0 (b) 0 2x(b) 0 0 2x(b) | byte (A) < (A) xor imm8 byte (A) < (A) xor (ear) byte (A) < (A) xor (eam) byte (ear) < (ean)xor (A) byte (eam) < (ean)xor (A) byte (A) < not (A) byte (ear) < not (ear) byte (eam) < not (eam) | - | | - | - | | * * * * * * * | * * * * * * * * | R R R R R R R R | - | - * - * |
| ANDW ANDW ANDW ANDW ANDW ANDW | A A,#imm16 A,ear A,eam ear,A eam,A | 1 3 2 2+ 2 2+ | 2 2 3 4+(a) 3 5+(a) | 0 0 1 0 2 0 | 0 0 0 (c) 0 2×(c) | word (A) < (AH) and (A) word (A) < (A) and imm16 word (A) < (A) and (ear) word (A) < (A) and (earn) word (ear) < (ear)and (A) word (earn) < (earn)and (A) | | | | | | * * * * * * | * * * * * * | R R R R R | | * |
| ORW ORW ORW ORW ORW | A A,#imm16 A,ear A,eam ear,A eam,A | 1 3 2 2+ 2 2+ | 2 2 3 4+(a) 3 5+(a) | 0 0 1 0 2 0 | 0 0 0 (c) 0 2×(c) | word (A) < (AH) or (A) word (A) < (A) or imm16 word (A) < (A) or (ear) word (A) < (A) or (eam) word (ear) < (ear)or (A) word (eam) < (eam)or (A) | | | | - | | * * * * * | * * * * * * | R R R R R | - | * |
| XORW XORW XORW XORW XORW XORW NOTW NOTW | A A,#imm16 A,ear A,eam ear,A eam,A A ear eam | 1 3 2 2+ 2 2+ 1 2 2+ | 2 2 3 4+(a) 3 5+(a) 2 3 5+(a) | 0 0 1 0 2 0 0 2 | 0 0 0 (c) 0 2×(c) 0 0 2×(c) | word (A) < (AH) xor (A) word (A) < (A) xor imm16 word (A) < (A) xor (ear) word (A) < (A) xor (eam) word (ear) < (ear)xor (A) word (eam) < (ear)xor (A) word (A) < not (A) word (ear) < not (ear) word (eam) < not (eam) | - | | - | - | | * * * * * * * | * * * * * * * | R R R R R R R R | - | * - * |

Table B.8-9 Six Logic 2 Instructions (long word)

| Mne | emonic | # | ~ | RG | В | Operation | LH | A H | I | S | Т | N | Z | V | С | R M W |
|--------------|----------------|---------|------------|--------|----------|--|----|--------|---|---|-----|---|---|--------|---|-------------|
| ANDL ANDL | A,ear A,eam | 2 2+ | 6 7+(a) | 2 0 | 0 (d) | long (A) < (A) and (ear) long (A) < (A) and (eam) | - | - | - | - | 1 1 | * | * | R R | - | - |
| ORL ORL | A,ear A,eam | 2 2+ | 6 7+(a) | 2 0 | 0 (d) | long (A) < (A) or (ear) long (A) < (A) or (eam) | - | - | - | - | - | * | * | R R | - | - |
| XORL XORL | A,ear A,eam | 2 2+ | 6 7+(a) | 2 0 | 0 (d) | long (A) < (A) xor (ear) long (A) < (A) xor (eam) | - | - | - | - | - | * | * | R R | - | - |

See Table B.5-1 "Execution Cycle Counts in Each Addressing Mode" and Table B.5-2 "Cycle Count Correction Values for Counting Execution Cycles" for information on (a) to (d) in the table

Table B.8-10 Six Sign Inversion Instructions (byte, word)

| Mne | monic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | ٧ | С | R M W |
|----------------------|-----------------|--------------|-----------------|-------------|-----------------|--|-------------|--------|---|---|-------|---|---|-----|---|-------------|
| NEG NEG NEG | A ear eam | 1 2 2+ | 2 3 5+(a) | 0 2 0 | 0 0 2×(b) | byte (A) < 0 - (A) byte (ear) < 0 - (ear) byte (eam) < 0 - (eam) | X - - | | | - | 1 1 1 | * | * | * * | * | - * |
| NEGW NEGW NEGW | A ear eam | 1 2 2+ | 2 3 5+(a) | 0 2 0 | 0 0 2×(c) | word (A) < 0 - (A) word (ear) < 0 - (ear) word (eam) < 0 - (eam) | - | | | - | 1 1 1 | * | * | * * | * | - * |

Note:

Table B.8-11 One Normalization Instruction (long word)

| Mnemonic | # | { | RG | В | Operation | L H | AH | _ | S | Т | N | Z | ٧ | С | R M W |
|-----------|---|----|----|---|---|--------|----|---|---|---|---|---|---|---|-------------|
| NRML A,R0 | 2 | *1 | 1 | 0 | long (A) < Shifts to the position where '1' is set for the first time. byte (RD) < Shift count at that time | - | 1 | | ı | • | 1 | * | • | • | - |

^{*1: 4} when all accumulators have a value of 0; otherwise, 6+(R0)

Table B.8-12 18 Shift Instructions (byte, word, long word)

| Mn | emonic | # | ~ | R G | В | Operation | L H | A | I | S | Т | N | Z | V | С | R M W |
|--|--|------------------------------|--------------------------------|-----------------------|--------------------------|---|-------------|---|---|---|------------------|-------------|-------------|---------|---------------|-------------|
| RORC ROLC | A A | 2 2 | 2 2 | 0 | 0 | byte (A) < With right rotation carry byte (A) < With left rotation carry | - | - | - | - | - | * | * | - | * | - |
| RORC RORC ROLC ROLC ASR LSR | ear eam ear eam A,R0 A,R0 | 2 2+ 2 2+ 2 2 | 3 5+(a) 3 5+(a) *1 | 2 0 2 0 | 0 2×(b) 0 2×(b) | byte (ear) < With right rotation carry byte (eam) < With right rotation carry byte (ear) < With left rotation carry byte (eam) < With left rotation carry byte (A) < Arithmetic right shift (A, 1 bit) byte (A) < Logical right barrel shift (A, R0) | - | | | | - - - * | * * * * * * | * * * * * * | | * * * * * * * | * - * |
| ASRW LSRW LSLW ASRW LSRW | A,R0 A A/SHRW A A/SHLW A A,R0 A,R0 | 1 1 1 2 2 | *1 2 2 2 2 *1 *1 | 0 0 0 1 1 | 0 0 0 0 0 | word (A) < Arithmetic right shift (A, 1 bit) word (A) < Arithmetic right shift (A, 1 bit) word (A) < Logical right shift (A, 1 bit) word (A) < Logical left shift (A, 1 bit) word (A) < Arithmetic right barrel shift (A, R0) word (A) < Logical right barrel shift (A, R0) | - | - | | | * * * * * | * R * * | * * * | | * * * * * | - |
| ASRL LSRL LSLL | A,R0 A,R0 A,R0 A,R0 | 2 2 2 2 | *1 *2 *2 *2 *2 | 1 1 1 1 | 0 0 0 | word (A) < Logical left barrel shift (A, R0) long (A) < Arithmetic right barrel shift (A, R0) long (A) < Logical right barrel shift (A, R0) long (A) < Logical left barrel shift (A, R0) | - - - | | | - | * | * * * * | * * * | 1 1 1 1 | * * * | - - - |

^{*1: 6} when R0 is 0; otherwise, 5 + (R0)

^{*2: 6} when R0 is 0; otherwise, 6 + (R0)

Table B.8-13 31 Branch 1 Instructions

| Mne | monic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|---|---|---|--|----------------------------|---|--|--------|-------------|---|-------------|-------------|-------------|---|-------------|-------------|------------------|
| BZ/BEQ BNZ/BNE BC/BLO BNC/BHS | rel rel rel rel | 2 2 2 2 | *1 *1 *1 *1 | 0 0 0 0 | 0 0 0 0 | Branch on (Z) = 1 Branch on (Z) = 0 Branch on (C) = 1 Branch on (C) = 0 | | | | - - - | - - - | | | | | - - - |
| BN BP BV BNV BT BNT BLT BGE BLE | rel rel rel rel rel rel rel rel rel | 2 2 2 2 2 2 2 2 2 2 2 | *1 *1 *1 *1 *1 *1 *1 *1 *1 *1 *1 *1 *1 * | 0 0 0 0 0 0 | 0 0 0 0 0 0 0 | Branch on (N) = 1 Branch on (N) = 0 Branch on (V) = 1 Branch on (V) = 0 Branch on (T) = 0 Branch on (T) = 0 Branch on (V) nor (N) = 1 Branch on (V) vor (N) or (Z) = 1 | | | | - | | | | | | - |
| BGT BLS BHI BRA | rel rel rel rel @A | 2 2 2 2 | *1 *1 *1 *1 2 | 0 0 0 0 | 0 0 0 0 | Branch on ((V) xor (N)) or (Z) = 0 Branch on (C) or (Z) = 1 Branch on (C) or (Z) = 0 Unconditional branch word (PC) < (A) | | - - - | | - | - - - | - - - | | | | - - - |
| JMP JMP JMPP JMPP JMPP | addr16 @ear @eam @ear *3 @eam *3 addr24 | 3 2 2+ 2 2+ 4 | 3 3 4+(a) 5 6+(a) 4 | 0 1 0 2 0 0 | 0 (c) 0 (d) | word (PC) < addr16 word (PC) < (ear) word (PC) < (eam) word (PC) < (ear), (PCB) < (ear+2) word (PC) < (eam), (PCB) < (eam+2) word(PC) < ad24 0-15,(PCB) < ad24 16-23 | | - | | - | - | - | | | | - - - - |
| CALL CALL CALL CALLV CALLP CALLP | @ear *4 @eam *4 addr16 *5 #vct4 *5 @ear *6 @eam *6 | 2 2+ 3 1 2 | 6 7+(a) 6 7 10 11+(a) | 1 0 0 0 2 | (c) 2×(c) (c) 2×(c) 2×(c) *2 | word (PC) < (ear) word (PC) < (eam) word (PC) < addr16 Vector call instruction word(PC) < (ear)0-15,(PCB) < (ear)16-23 word(PC) < (eam)0-15,(PCB) < (eam)16-23 | - | - | | - | - | - | | 1 1 1 1 1 1 | 1 1 1 1 1 1 | - |
| CALLP | addr24 *7 | 4 | 10 | 0 | 2×(c) | word(PC) < addr0-15, (PCB) < addr16-23 | - | - | - | - | - | - | - | 1 | - | - |

^{*1: 4} when a branch is made; otherwise, 3

^{*2: 3} x (c) + (b)

^{*3:} Read (word) of branch destination address

^{*4:} W: Save to stack (word) R: Read (word) of branch destination address

^{*5:} Save to stack (word)

^{*6:} W: Save to stack (long word), R: Read (long word) of branch destination address

^{*7:} Save to stack (long word)

Table B.8-14 19 Branch 2 Instructions

| ı | Mnemonic | # | ~ | R G | В | Operation | L H | A H | I | s | Т | N | Z | ٧ | С | R M W |
|------------------------------------|---|--------------------|----------------------------|------------------|--|---|--------|--------|------------------|-----------|-------|-------|-------|-------|-------|-------------|
| CBNE CWBNE | A,#imm8,rel A,#imm16,rel | 3 4 | *1 *1 | 0 | 0 | Branch on byte (A) not equal to imm8 Branch on word (A) not equal to imm16 | - | - | - | - | - | * | * | * | * | - |
| CBNE CBNE CWBNE CWBNE | ear,#imm8,rel eam,#imm8,rel *9 ear,#imm16,rel eam,#imm16,rel*9 | 4 4+ 5 5+ | *2 *3 *4 *3 | 1 0 1 0 | 0 (b) 0 (c) | Branch on byte (ear) not equal to imm8 Branch on byte (eam) not equal to imm8 Branch on word (ear) not equal to imm16 Branch on word (eam) not equal to imm16 | | | - - - - | | 1 1 1 | * * * | * * * | * * * | * * * | |
| DBNZ DBNZ | ear,rel eam,rel | 3 3+ | *5 *6 | 2 | 0 2×(b) | Branch on byte (ear) = (ear) - 1, (ear)not equal to 0 Branch on byte (eam) = (eam) - 1, (eam) not equal to 0 | - | - | - | - | - | * | * | * | 1 1 | * |
| DWBNZ DWBNZ | ear,rel eam,rel | 3 3+ | *5 *6 | 2 | 0 2×(c) | Branch on word (ear) = (ear) - 1, (ear) not equal to 0 Branch on word (eam) = (eam) - 1, (eam) not equal to 0 | - | - | - | - | | * | * | * | | * |
| INT INT INTP INT9 RETI | #vct8 addr16 addr24 | 2 3 4 1 | 20 16 17 20 *8 | 0 0 0 0 | 8×(c) 6×(c) 6×(c) 8×(c) *7 | Software interrupt Software interrupt Software interrupt Software interrupt Return from interrupt | | | R R R R | S S S S * | * | * | * | * | * | |
| LINK | #imm8 | 2 | 6 | 0 | (c) | Saves the old frame pointer in the stack upon entering the function, then sets the new frame pointer and reserves the local pointer area. | - | - | = | - | - | 1 | 1 | 1 | ı | - |
| UNLINK | | 1 | 5 | 0 | (c) | Recovers the old frame pointer from the stack upon exiting the function. | - | - | - | - | - | 1 | 1 | 1 | - | - L_ |
| RET RETP | *10 *11 | 1 | 4 6 | 0 | (c) (d) | Return from subroutine Return from subroutine | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 | - | - |

^{*1: 5} when a branch is made; otherwise, 4

^{*2: 13} when a branch is made; otherwise, 12

^{*3: 7+(}a) when a branch is made; otherwise, 6+(a)

^{*4: 8} when a branch is made; otherwise, 7

^{*5: 7} when a branch is made; otherwise, 6

^{*6: 8+(}a) when a branch is made; otherwise, 7+(a)

^{*7: 3} x (b) + 2 x (c) when jumping to the next interruption request; 6 x (c) when returning from the current interruption

^{*8: 15} when jumping to the next interruption request; 17 when returning from the current interruption

^{*9:} Do not use RWj+ addressing mode with a CBNE or CWBNE instruction.

^{*10:} Return from stack (word)

^{*11:} Return from stack (long word)

APPENDIX B Instructions

table.

Table B.8-15 31 28 Other Control Instructions (byte, word, long word)

| Mr | nemonic | # | ~ | RG | В | Operation | L H | A H | ı | S | Т | N | Z | V | С | R M W |
|---|--------------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|--|------------------|-------------|-----|-------------|-------------|-----------------|-----|-----|-----------------|-------------|
| PUSHW PUSHW PUSHW PUSHW | A AH PS rlst | 1 1 1 2 | 4 4 4 *3 | 0 0 0 +& | (c) (c) (c) *4 | word (SP) < (SP) - 2 , ((SP)) < (A) word (SP) < (SP) - 2 , ((SP)) < (AH) word (SP) < (SP) - 2 , ((SP)) < (PS) (SP) < (SP) - 2n , ((SP)) < (rlst) | - - - | - - - | | - - - | - - - | 1 1 1 1 | | | 1 1 1 1 | |
| POPW POPW POPW POPW | A AH PS rlst | 1 1 1 2 | 3 3 4 *2 | 0 0 0 +& | (c) (c) (c) *4 | word (A) < ((SP)) , (SP) < (SP) + 2 word (AH) < ((SP)) , (SP) < (SP) + 2 word (PS) < ((SP)) , (SP) < (SP) + 2 (rlst) < ((SP)) , (SP) < (SP) | - - - - | * | - * | - * | - * | * | - * | - * | * | |
| JCTX | @A | 1 | 14 | 0 | 6×(c) | Context switch instruction | - | - | * | * | * | * | * | * | * | - |
| AND OR | CCR,#imm8 CCR,#imm8 | 2 2 | 3 | 0 0 | 0 | byte (CCR) < (CCR) and imm8 byte(CCR) < (CCR) or imm8 | - | - | * | * | * | * | * | * | * | - |
| MOV MOV | RP,#imm8 ILM,#imm8 | 2 2 | 2 2 | 0 | 0 | byte (RP) < imm8 byte (ILM) < imm8 | - | - | - | - | - | | - | - | | - |
| MOVEA MOVEA MOVEA MOVEA | RWi,ear RWi,eam A,ear A,eam | 2 2+ 2 2+ | 3 2+(a) 1 1+(a) | 1 1 0 0 | 0 0 0 0 | word (RWi) < ear word (RWi) < eam word (A) < ear word (A) < eam | | - * | | | | 1 1 1 1 | | | 1 1 1 1 | - |
| ADDSP ADDSP | #imm8 #imm16 | 2 3 | 3 3 | 0 | 0 | word (SP) < ext(imm8) word (SP) < imm16 | - | - | - | - | - | | - | | | - |
| MOV MOV | A,brg1 brg2,A | 2 2 | *1 1 | 0 | 0 | byte (A) < (brg1) byte (brg2) < (A) | Z - | * | | - | - | * | * | | 1 1 | - |
| NOP ADB DTB PCB SPB NCC CMR | | 1 1 1 1 1 1 | 1 1 1 1 1 1 | 0 0 0 0 0 0 | 0 0 0 0 0 0 | No operation Prefix code for AD space access Prefix code for DT space access Prefix code for PC space access Prefix code for SP space access Prefix code for flag no-change Prefix code for common register bank | | | | | | 1 1 1 1 1 1 1 1 | | | 1 1 1 1 1 1 1 1 | |

^{*1:} PCB, ADB, SSB, USB, SPB: 1, DTB, DPR: 2

Note:

^{*2:} 7 + 3x(POP count) + 2x(POP last register number), 7 when RLST = 0 (no transfer register)

^{*3: 29 + 3}x(PUSH count) - 3x(PUSH last register number), 8 when RLST = 0 (no transfer register)

^{*4: (}POP count)×(c) or (PUSH count)×(c)

Table B.8-16 21 Bit Operand Instructions

| N | I nemonic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | V | С | R M W |
|----------------------|--|-------------|----------------|-------------|-------------------------|--|-------------|--------|-------------|-------------|-------------|-------|-----|-------|-------------|-------------|
| MOVB MOVB MOVB | A,dir:bp A,addr16:bp A,io:bp | 3 4 3 | 5 5 4 | 0 0 0 | (b) (b) (b) | byte (A) < (dir:bp)b byte (A) < (addr16:bp)b byte (A) < (io:bp)b | Z Z Z | * * | - - - | - - - | - - - | * * | * * | | - | - - - |
| MOVB MOVB MOVB | dir:bp,A addr16:bp,A io:bp,A | 3 4 3 | 7 7 6 | 0 0 0 | 2x(b) 2x(b) 2x(b) | bit (dir:bp)b < (A) bit (addr16:bp)b < (A) bit (io:bp)b < (A) | - | - | - | - | - | * * | * * | | - | * * |
| SETB SETB SETB | dir:bp addr16:bp io:bp | 3 4 3 | 7 7 7 | 0 0 0 | 2x(b) 2x(b) 2x(b) | bit (dir:bp)b < 1 bit (addr16:bp)b < 1 bit (io:bp)b < 1 | - | - | - | - | - | | - | | - | * * |
| CLRB CLRB CLRB | dir:bp addr16:bp io:bp | 3 4 3 | 7 7 7 | 0 0 0 | 2×(b) 2×(b) 2×(b) | bit (dir:bp)b < 0 bit (addr16:bp)b < 0 bit (io:bp)b < 0 | | 1 1 1 | | | | 1 1 1 | - | | | * * |
| BBC BBC BBC | dir:bp,rel addr16:bp,rel io:bp,rel | 4 5 4 | *1 *1 *2 | 0 0 0 | (b) (b) (b) | Branch on (dir:bp) b = 0 Branch on (addr16:bp) b = 0 Branch on (io:bp) b = 0 | - | | - | | - | | * * | | - - - | - |
| BBS BBS BBS | dir:bp,rel addr16:bp,rel io:bp,rel | 4 5 4 | *1 *1 *1 | 0 0 0 | (b) (b) (b) | Branch on (dir:bp) b = 1 Branch on (addr16:bp) b = 1 Branch on (io:bp) b = 1 | - | - | - | - | - | 1 1 1 | * * | 1 1 1 | - | - - - |
| SBBS | addr16:bp,rel | 5 | *3 | 0 | 2×(b) | Branch on (addr16:bp) b = 1, bit = 1 | - | - | - | - | - | 1 | * | 1 | - | * |
| WBTS | io:bp | 3 | *4 | 0 | *5 | Waits until (io:bp) b = 1 | - | - | - | - | - | 1 | • | 1 | - | - |
| WBTC | io:bp | 3 | *4 | 0 | *5 | Waits until (io:bp) b = 0 | - | - | - | - | - | - | - | - | - | - |

^{*1: 8} when a branch is made; otherwise, 7

Table B.8-17 Six Accumulator Operation Instructions (byte, word)

| Mnemonic | # | ~ | RG | В | Operation | L H | A H | ı | S | Т | N | Z | ٧ | С | R M W |
|----------------|---|---|----|---|-------------------------|--------|--------|---|---|---|---|---|---|---|-------------|
| | | | | | | | | | | | | | | | ** |
| SWAP | 1 | 3 | 0 | 0 | byte (A)0-7 <> (A)8-15 | - | - | - | - | - | - | - | - | - | - |
| SWAPW/XCHW A,T | 1 | 2 | 0 | 0 | word (AH) <> (AL) | - | * | - | - | - | - | - | - | - | - |
| EXT | 1 | 1 | 0 | 0 | Byte sign extension | Х | - | - | - | - | * | * | - | - | - |
| EXTW | 1 | 2 | 0 | 0 | Word sign extension | - | Х | - | - | - | * | * | - | - | - |
| ZEXT | 1 | 1 | 0 | 0 | Byte zero extension | Z | - | - | - | - | R | * | - | - | - |
| ZEXTW | 1 | 1 | 0 | 0 | Word zero extensionbyte | - | Z | - | - | - | R | * | - | - | - |

^{*2: 7} when a branch is made; otherwise, 6

^{*3: 10} when the condition is met; otherwise 9

^{*4:} Undefined count

^{*5:} Until the condition is met(dir:bp)b

Table B.8-18 Ten String Instructions

| Mnemonic | # | ~ | RG | В | Operation | L H | A H | I | s | Т | N | Z | ٧ | С | R M W |
|-----------------------|-----|----------|----------|----------|---|--------|--------|---|---|---|---|---|---|---|-------------|
| | | | | | | | | | | | | | | | |
| MOVS / MOVSI MOVSD | 2 | *2 *2 | +& +& | *3 *3 | byte transfer @AH+ < @AL+, counter = RW0 byte transfer @AH- < @AL-, counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCEQ / SCEQI SCEQD | 2 2 | *1 *1 | +& +& | *4 *4 | byte search @AH+ < AL, counter RW0 byte search @AH- < AL, counter RW0 | - | - | - | - | - | * | * | * | * | - |
| FILS / FILSI | 2 | 6m+6 | +& | *3 | byte fill @AH+ < AL, counter RW0 | - | - | - | - | - | * | * | - | - | - |
| MOVSW / MOVSWI | 2 | *2 | +) | *6 | word transfer @AH+ < @AL+, counter = RW0 | - | - | - | - | - | 1 | - | - | | - |
| MOVSWD | 2 | *2 | +) | *6 | word transfer @AH- < @AL-, counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCWEQ / SCWEQI | 2 | *1 | +) | *7 | word search @AH+ - AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCWEQD | 2 | *1 | +) | *7 | word search @AH AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| FILSW / FILSWI | 2 | 6m+6 | +) | *6 | word fill @AH+ < AL, counter = RW0 | - | - | - | - | - | * | * | - | - | - |

^{*1: 5} when RW0 is 0, 4 + 7 x (RW0) when the counter expires, or 7n + 5 when a match occurs

m: RW0 value (counter value), n: Loop count

^{*2: 5} when RW0 is 0; otherwise, $4 + 8 \times (RW0)$

^{*3: (}b) \times (RW0) + (b) \times (RW0) When the source and destination access different areas, calculate the (b) item individually.

^{*4: (}b) × n

^{*5: 2 × (}R × W0)

^{*6: (}c) \times (RW0) + (c) \times (RW0) When the source and destination access different areas, calculate the (c) item individually.

^{*7: (}c) × n

^{*8: 2 × 0(}RW0)

B.9 Instruction Map

Each F^2MC -16LX instruction code consists of 1 or 2 bytes. Therefore, the instruction map consists of multiple pages. Table B.9-2 "Basic Page Map" to Table B.9-21 "XCHW RWi, ea Instruction (first byte = $7F_H$)" summarize the F^2MC -16LX instruction map.

■ Structure of Instruction Map

Basic page map

: Byte 1

Bit operation instructions

Character string operation instructions

2-byte instructions

ea instructions x 9

: Byte 2

Figure B.9-1 Structure of Instruction Map

An instruction such as the NOP instruction that ends in one byte is completed within the basic page. An instruction such as the MOVS instruction that requires two bytes recognizes the existence of byte 2 when it references byte 1, and can check the following one byte by referencing the map for byte 2. Figure B.9-2 "Correspondence between Actual Instruction Code and Instruction Map" shows the correspondence between an actual instruction code and instruction map.




Figure B.9-2 Correspondence between Actual Instruction Code and Instruction Map

An example of an instruction code is shown in Table B.9-1 "Example of an Instruction Code".

Table B.9-1 Example of an Instruction Code

| Instruction | Byte 1 (from basic page map) | Byte 2 (from extended page map) |
|----------------|---------------------------------|---------------------------------------|
| NOP | 00 +0=00 | - |
| AND A, #8 | 30 +4=34 | - |
| MOV A, ADB | 60 +F=6F | 00 +0=00 |
| @RW2+d8, #8rel | 70 +0=70 | F0 +2=F2 |

^{*1} The extended page map is a generic name of maps for bit operation instructions, character string operation instructions, 2-byte instructions, and ea instructions. Actually, there are multiple extended page maps for each type of instructions.

Table B.9-2 Basic Page Map

| | g | ē | 빌 | <u>9</u> | 0. | <u>e</u> | SHS | re | | re | | le | | e | | ē | | re | | e | | ē | | re | | <u>e</u> | | e | | ē | | <u>e</u> |
|----|-------------|---------|-------------|----------|-------------|----------|-------------|----------|-------------|--------|-------------|--------|-------------|--------|-------------|----------|-------------|---------|--------|--------|----------|----------|------|----------|---------------|-------------|-------|--------|----------------------------|---------------------|-------------|----------|
| F0 | BZ /BEQ | | BNZ/BNE | | BC /BLO | | BNC /BHS | | BN | | ВР | | BV | | BNV | | ВТ | | BNT | | BLT | | BGE | | BLE | | ВВТ | | BLS | _ | 표 | |
| E0 | CALLV | #4 | _ | _ | | | | | | | | | | | | | | | | | | | | | | | | | | | | • |
| DO | MOVN | A,#4 | _ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - |
| 00 | MOVX A, | @RWi+d8 | _ | | | | | | | | | | | | | • | MOVW @R | Wi+d8,A | | | | | | | | | | | | | | - |
| BO | MOVX | A,Ri | | | | | | | | | | | | | | > | MOVW A, | @RWi+d8 | | | | | | | | | | | | | → | • |
| AO | MOV | Ri,#8 | | | | | | | | | | | | | | > | MOVW | RWi,#16 | | | | | | | | | | | | | > | • |
| 06 | MOV | Ri,A | _ | | | | | | | | | | | | | • | MOVW | RWi,A | | | | | | | | | | | | | | • |
| 80 | MOV | A,Ri | _ | | | | | | | | | | | | _, | • | MOVW | A,RWi | | | | | _ | | | | | | | | - | • |
| 70 | ea instruc- | tion 1 | ea instruc- | 1 | ea instruc- | tion 3 | ea instruc- | tion 4 | ea instruc- | tion 5 | ea instruc- | | ea instruc- | tion 7 | ea instruc- | tion 8 | ea instruc- | tion 9 | MOVEA | RWi,ea | MOV | Ri,ea | MOVW | RWi,ea | MOV | ea,Ri | MOVW | ea,RWi | ХСН | Ri,ea | XCHW | RWi,ea |
| 09 | BRA | re | JMP | @ A | JMP | addr16 | JMPP | addr24 | CALL | addr16 | CALLP | addr24 | RETP | | RET | | INT | #vct8 | INI | addr16 | INTP | addr24 | RETI | | Bit operation | instruction | | | Character string opera- | PS tion instruction | 2-byte | |
| 50 | MOV | A,io | MOV | A,oi | MOV | A,addr16 | MOV | addr16,A | MOV | io,#8 | MOVX | A,io | MOVW | io,#16 | MOVX | A,addr16 | MOVW | A,io | MOVW | A,oi | MOVW | A,addr16 | MOVW | addr16,A | POPW | ⋖ | POPW | AH | POPW | | POPW | rlst |
| 40 | MOV | A,dir | MOV | dir,A | MOV | A,#8 | MOVX | A,#8 | MOV | dir,#8 | MOVX | A,dir | MOVW | A,SP | MOVW | SP,A | MOVW | A,dir | MOVW | dir,A | MOVW | A,#16 | MOVL | A,#32 | PUSHW | A | PUSHW | АН | PUSHW | | PUSHW | rlst |
| 30 | ADD | A,#8 | SUB | A,#8 | SUBC | A | CMP | A,#8 | AND | A,#8 | OR | A,#8 | XOR | A,#8 | NOT | A | ADDW | A,#16 | SUBW | A,#16 | CWBNE A, | #16,rel | CMPW | A,#16 | ANDW | A,#16 | ORW | A,#16 | XORW | A,#16 | NOTW | A |
| 20 | ADD | A,dir | SUB | A,dir | ADDC | A | CMP | A | AND | CCR,#8 | HO | CCR,#8 | nala | A | MULU | ∢ | ADDW | A | Mans | A | CBNE A, | #8,re | CMPW | A | MONA | A | ORW | A | WHOX | ⋖ | MULUW | ₹ |
| 10 | CMR | | NCC | | SUBDC | Α | JCTX | @ A | EXT | | ZEXT | | SWAP | | ADDSP | 8# | ADDL | A,#32 | SUBL | A,#32 | MOV | ILM,#8 | CMPL | A,#32 | EXTW | | ZEXTW | | SWAPW | | ADDSP | #16 |
| 00 | NOP | | 6LNI | | ADDDC | A | NEG | А | PCB | | DTB | | ADB | | SPB | | LINK | #imm8 | UNLINK | | MOV | RP,#8 | NEGW | | rSLW | ∢ | | | ASRW | ¥ | LSRW | A |
| | - |) - | + | | - | + 5 | - | + ع | , | + 4 | ı. | ၄ + | | 9+ | | \ + | | 8+ | - | 6+ | | + | | м + | - | ၁ + | | Q + | L | ⊔ - | | + |

Table B.9-3 Bit Operation Instruction Map (first byte = 6C_H)

| 6 | | | | | | | | | SBBS a ddr16:bp | | | | | | | → |
|---------|-------------------|---|-----|--------|---|---|-----|----------|------------------------|------|------------|--------|-----|-----|--------|----------|
| EO | WBTC io:bp | | | | | | | → | | | | | | | | |
| 0G | | | | | | | | | | | | | | | | |
| 8 | WBTS io:bp | | | | | | | → | | | | | | | | |
| BO | | | | | | | | | BBS ad16 :bp,rel | | | | | | | → |
| 90 V | BBS io :bp,rel | | | | | | | → | BBS dir:bp,rel | | | | | | | → |
| 06 | | | | | | | | | BBC ad16 :bp,rel | | | | | | | → |
| 08 | BBC io :bp,rel | | | | | | | → | BBC Fi | | | | | | | → |
| 70 | | | | | | | | | SETB a ddr16:bp | | | | | | | → |
| 09 | SETB io:bp | | | | | | | → | SETB 9 | | | | | | | → |
| 20 | S | | | | | | | | CLRB a S | | | | | | | → |
| 40 | CLRB io:bp | | | | | | | → | CLRB C | | | | | | | → |
| 30 | 0 | | | | | | | | MOVB Cl addr16:bp,A | | | | | | | → |
| 50 | MOVB io:bp,A | | | | | | | → | MOVB Mediribp,A ad | | | | | | | → |
| 10 | Σ | | | | | | | | MOVB A,a M | : | | | | | | → |
| 00 | MOVB A,io:bp | | | | | | | | MOVB MG A,dir:bp | | | | | | | → |
| | 0 + | + | + 2 | ю + | 4 | ÷ | 9 + | + 7 | 9 + 8 | 60 + | 4 + | B + | 0 + | Q + | ш + | + F |
| | | | | | | | | | | | | | | | | |

Table B.9-4 Character String Operation Instruction Map (first byte = $6E_H$)

| | | | | 1 | | | | | | | | | | | | <u> </u> |
|----|----------------------|---------|---------|---------|---------|---------|---------|---------|---------|----------|---------|---------|---------|---------|----------|-------------|
| F0 | | | | | | | | | | | | | | | | |
| E0 | FILSWI PCB | DTB | ADB | ◆ SPB | | | | | | | | | | | | |
| D0 | | | | | | | | | | | | | | | | |
| 00 | FILSI PCB | | | ◆ SPB | | | | | | | | | | | | |
| B0 | WEQD PCB | DTB | ADB | | | | | | | | | | | | | |
| A0 | SCWEQI PCB | DTB | ADB | ◆ SPB | | | | | | | | | | | | |
| 06 | SCEQD PCB | DTB | | ◆ SPB | | | | | | | | | | | | |
| 80 | EQI | DTB | ADB | → SPB | | | | | | | | | | | | |
| 70 | | | | | | | | | | | | | | | | |
| 09 | | | | | | | | | | | | | | | | |
| 50 | | | | | | | | | | | | | | | | |
| 40 | | | | | | | | | | | | | | | | |
| 30 | MOVSWD | 1 | | | | | | | | | | | | | | |
| 20 | lws/ | | | | | | | | | | | | | | | →→ I |
| 10 | MOVSD + | <u></u> | | | @ | 1 | 1 | 1 | 1 | <u>a</u> | | 1 | 1 | 1 | <u>@</u> | |
| 00 | MOVSI : I PCB,PCB | PCB,DTB | PCB,ADB | PCB,SPB | DTB,PCB | DTB,DTB | DTB,ADB | DTB,SPB | ADB,PCB | ADB,DTB | ADB,ADB | ADB,SPB | SPB,PCB | SPB,DTB | SPB,ADB | ▼ SPB,SPB |
| | 0+ | + | +2 | +3 | +4 | +2 | 9+ | +7 | +8 | 6+ | + + | + B |) + | 4-D | + E | + |

Table B.9-5 2-byte Instruction Map (first byte = 6F_H)

| | l | | | Π | | | | <u> </u> | | | | | | Ι | | |
|----|--------------------------|--------------|--------------------|--------------|---------------|---------------|---------------------------------|-----------|------------------------------------|------|------------------------------------|--------|------------------------------------|--------------|------------------------------------|---------------|
| F0 | | | | | | | | | | | | | | | | |
| E0 | | | | | | | | | | | | | | | | |
| D0 | | | | | | | | | | | | | | | | |
| 00 | | | | | | | | | | | | | | | | |
| B0 | | | | | | | | | | | | | | | | |
| A0 | | | | | | | | | | | | | | | | |
| 06 | | | | | | | | | | | | | | | | |
| 80 | | | | | | | | | | | | | | | | |
| 02 | | | | | | | | | | | | | | | | |
| 09 | | | | | | | | | MUL | MULW | DIVU | | | | | |
| 90 | | | | | | | | | | | | | | | | |
| 40 | MOV A, @RL0+d8 | | MOV A, @RL1+d8 | | V @RL2 MOV A, | | MOV A, @RL3+d8 | | MOVW @RL MOVW A, 0+d8,A @RL0+d8 | | MOVW A, @RL1+d8 | | MOVW A, @RL2+d8 | | MOVW A, @RL3+d8 | |
| 30 | MOV @RL0 MOV +d8,A @R | | ₩ ₩ ₩ | | 일 월 | | MOV @RL3 MOV A, a1+d8,A @RL3+d8 | | MOVW @RL 0+d8,A | | MOVW @RL MOVW A, 1+d8,A @RL1+d8 | | MOVW @RL MOVW A, 2+d8,A @RL2+d8 | | MOVW @RL MOVW A, 3+d8,A @RL3+d8 | |
| 20 | MOVX A, @RL0+d8 | | MOVX A, @RL1+d8 | | - | | MOVX A, @RL3+d8 | | | | | | .SL A,R0 | IRML A,R0 | A,R0 | LSR A,R0 |
| 10 | MOV DTB,A | MOV ADB,A | MOV SSB,A | § | MOV DPR,A | MOV @AL,AH | MOVX A,@A | RORC A | | | | | LSLL A,R0 | MOVW N | | LSRL A,R0 |
| 00 | MOV A,DTB | MOV A,ADB | MOV A,SSB | MOV A,USB | MOV A,DPR | MOV A,@A | MOV A,PCB | ROLC | | | | | & | MOVW A,@A | ASRW A,R0 | LSRW A,R0 |
| | 0+ | + | +2 | e + | + 4 | +2 | 9+ | +7 | 8 + | 6+ | + + | + + | O + | Q + | ш + | <u>н</u> + |

Table B.9-6 ea Instruction 1 (first byte = 70_H)

| _ | 10 | 20 | 30 | 40 | 50 | 09 | 70 | 80 | 06 | AO | B0 | 00 | D0 | E0 | F0 |
|-------------|-----------------|---------|----------|------------|-----------|---------|-----------|---------|----------|------------|----------|---------|------------|------------|-----------|
| | | | | CWBNE 1 | CWBNE 1 | | | | | | | | | CBNE | CBNE |
| ≼. | ADDL A, | SUBL | SUBL A, | RW0, | @RW0+d8, | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | R0, | @RW0+d8, |
| A,RL0 :@ | @RW0+d8 | A,RL0 | @RW0+d8 | #16,rel | #16,rel | A,RL0 | :@RW0+d8 | A,RL0 | :@RW0+d8 | A,RL0 | :@RW0+d8 | A,RL0 | : @RW0+d8 | #8,rel | #8,rel |
| | _ | SUBL | SUBL A, | RW1, | @RW1+d8, | CMPL | :CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | | H, | @RW1+d8, |
| A,RL0 :@ | @RW1+d8 | A,RL0 | @RW1+d8 | #16,rel | #16,rel | A,RL0 | @RW1+d8 | A,RL0 | @RW1+d8 | A,RL0 | @RW1+d8 | A,RL0 | @RW1+d8 | #8,rel | #8,rel |
| | ADDL A, | | | RW2, | @RW2+d8, | CMPL | :CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | | R2, | @RW2+d8, |
| A,RL1 :@ | @RW2+d8 | A,RL1 | @RW2+d8 | #16,rel | #16,rel | A,RL1 | @RW2+d8 | A,RL1 | @RW2+d8 | A,RL1 | @RW2+d8 | A,RL1 | @RW2+d8 | #8,rel | #8,rel |
| | ADDL A, | | SUBL A, | RW3, | @RW3+d8, | CMPL | CMPL A, | ANDL | ANDL A, | ORL. | ORL A, | XORL | XORL A, | В3, | @RW3+d8, |
| RL1 @ | A,RL1 : @RW3+d8 | A,RL1 | @RW3+d8 | #16,rel | #16,rel | A,RL1 | @RW3+d8 | A,RL1 | @RW3+d8 | A,RL1 | @RW3+d8 | A,RL1 | @RW3+d8 | #8,rel | #8,rel |
| ∢ | ADDL A, | SUBL | SUBL A, | RW4, | @RW4+d8, | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | R4, | @RW4+d8, |
| A,RL2 : @ | @RW4+d8 | A,RL2 | @RW4+d8 | #16,rel | #16,rel | A,RL2 | @RW4+d8 | A,RL2 | @RW4+d8 | A,RL2 | :@RW4+d8 | A,RL2 | @RW4+d8 | #8,rel | #8,rel |
| | ADDL A, | SUBL | SUBL A, | RW5, | @RW5+d8, | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | R5, | @RW5+d8, |
| A,RL2 : @ | @RW5+d8 | A,RL2 | @RW5+d8 | #16,rel | #16,rel | A,RL2 | : @RW5+d8 | A,RL2 | :@RW5+d8 | A,RL2 | :@RW5+d8 | A,RL2 | : @RW5+d8 | #8,rel | #8,re |
| | ADDL A, | SUBL | SUBL A, | RW6, | @RW6+d8, | CMPL | :CMPL A, | ANDL | ANDL A, | ORL ORL | ORL A, | XORL | XORL A, | R6, | @RW6+d8, |
| A,RL3 :@ | @RW6+d8 | A,RL3 | @RW6+d8 | #16,rel | #16,rel | A,RL3 | :@RW6+d8 | A,RL3 | @RW6+d8 | A,RL3 | :@RW6+d8 | A,RL3 | : @RW6+d8 | #8,rel | #8,rel |
| | ADDL A, | SUBL | SUBL A, | RW7, | @RW7+d8, | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | R7, | @RW7+d8, |
| A,RL3 :@ | @RW7+d8 | A,RL3 | @RW7+d8 | #16,rel | #16,rel | A,RL3 | @RW7+d8 | A,RL3 | :@RW7+d8 | A,RL3 | :@RW7+d8 | A,RL3 | @RW7+d8 | #8,rel | #8,rel |
| | ADDL A, | SUBL | SUBL A, | @RW0, | @RW0+d16 | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | @RW0, | :@RW0+d16 |
| A,@RW0 :@ | @RW0+d16 | A,@RW0 | @RW0+d16 | #16,rel | , #16,rel | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | #8,rel | ,#8,rel |
| ⋖ | ADDL A, | SUBL | SUBL A, | @RW1, | @RW1+d16 | CMPL | :CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | @RW1, | @RW1+d16 |
| A,@RW1 :@ | @RW1+d16 | A,@RW1 | @RW1+d16 | #16,rel | , #16,rel | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | #8,re | ,#8,re |
| | ADDL A, | SUBL | SUBL A, | @RW2, | | CMPL | :CMPL A, | ANDL | :ANDL A, | ORL | ORL A, | XORL | XORL A, | @RW2, | @RW2+d16 |
| | @RW2+d16 | A,@RW2 | @RW2+d16 | #16,rel | , #16,rel | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | #8,re | ,#8,re |
| ADDL :A | ADDL A, | SUBL | SUBL A, | @RW3, | @RW3+d16 | CMPL | :CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | @RW3, | @RW3+d16 |
| A,@RW3 @ | @RW3+d16 | A,@RW3 | @RW3+d16 | #16,rel | #16,rel | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | #8,rel | ,#8,rel |
| ∢ | ADDL A, | SUBL | SUBL A, | Use | @RW0+RW7 | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | Use | @RW0+RW7 |
| A,@RW0+ :@ | @RW0+RW7 | | @RW0+RW7 | prohibited | | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | : @RW0+RW7 | prohibited | ,#8,rel |
| < | ADDL A, | SUBL | SUBL A, | Use | @RW1+RW7 | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | Use | @RW1+RW7 |
| A,@RW1+ :@ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | prohibited | , #16,rel | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | prohibited | ,#8,re |
| ∢. | ADDL A, | SUBL | SUBL A, | Use | @PC+d16, | CMPL | :CMPL A, | ANDL | ANDL A, | OR. | ORL A, | XORL | XORL A, | Use | @PC+d16, |
| A,@RW2+ : @ | . : | A,@RW2+ | @PC+d16 | prohibited | #16,rel | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | prohibited | #8,re |
| | ADDL A, | SUBL | SUBL A, | Use | addr16, | CMPL | CMPL A, | ANDL | ANDL A, | ORL | ORL A, | XORL | XORL A, | Use | addr16, |
| A,@RW3+ : | addr16 | A,@RW3+ | addr16 | prohibited | #16,rel | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | prohibited | #8,rel |

Table B.9-7 ea Instruction 2 (first byte = 71_H)

| | 00 | 10 | 20 | 30 | 40 | 20 | 09 | 70 | 80 | 06 | AO | BO | 8 | D0 | E0 | Ð. |
|---------------|--------|------------|----------|----------|--------------|------------------|-------|----------|---------|----------|---------|-----------|----------|-----------|---------|----------|
| - | JMPP | -JMPP | CALLP | CALLP | INCL | INC. | DECL | DECL | MOVL | MOVL A, | MOVL | :MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| > + | @ BL0 | @@RW0+d8 | @RL0 | @@RW0+d8 | PLO | @RW0+d8 | BL0 | @RW0+d8 | A,RL0 | @RW0+d8 | BL0,A | W0+d8,A | R0,#8 | W0+d8,#8 | A,RW0 | @RW0+d8 |
| - | JMPP | : JMPP | CALLP | | INCL | NCL. | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| - + | @RL0 | :@@RW1+d8 | @BL0 | @@RW1+d8 | PLO | @RW1+d8 | BL0 | @RW1+d8 | A,RL0 | @RW1+d8 | RL0,A | W1+d8,A | R1,#8 | .W1+d8,#8 | A,RW1 | @RW1+d8 |
| - | JMPP | | CALLP | CALLP | INCL | NCL | DECL | | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| z + | @RL1 | @@RW2+d8 | @RL1 | @@RW2+d8 | 님 | @RW2+d8 | 7 | @RW2+d8 | A,RL1 | @RW2+d8 | RL1,A | :W2+d8,A | R2,#8 | .W2+d8,#8 | A,RW2 | @RW2+d8 |
| - | JMPP | JMPP | CALLP | CALLP | INCL | NCL NCL | DECL | | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| რ + | @RL1 | @@RW3+d8 | @RL1 | @@RW3+d8 | 님 | @RW3+d8 | 5 | @RW3+d8 | A,RL1 | @RW3+d8 | RL1,A | :W3+d8,A | R3,#8 | W3+d8,#8 | A,RW3 | @RW3+d8 |
| | JMPP | JMPP | CALLP | CALLP | INCL | NCL: | DECL | | MOVL | MOVL A, | MOVL | MOVL @R | MOV | :MOV @R | MOVEA | MOVEA A, |
| + 4 | @RL2 | @@RW4+d8 | @RL2 | @@RW4+d8 | RL2 | @RW4+d8 | RL2 | @RW4+d8 | A,RL2 | @RW4+d8 | RL2,A | .W4+d8,A | R4,#8 | W4+d8,#8 | A,RW4 | @RW4+d8 |
| | JMPP | | CALLP | | INCL | NCL | DECL | | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| + 2 | @RL2 | : @@RW5+d8 | @RL2 | @@RW5+d8 | RL2 | @RW5+d8 | RL2 | @RW5+d8 | A,RL2 | :@RW5+d8 | RL2,A | :W5+d8,A | R5,#8 | .W5+d8,#8 | A,RW5 | @RW5+d8 |
| | JMPP | JMPP | CALLP | CALLP | INCL | NCL NCL | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| 9+ | @RL3 | @@RW6+d8 | @RL3 | @@RW6+d8 | RL3 | @RW6+d8 | RL3 | @RW6+d8 | A,RL3 | @RW6+d8 | RL3,A | :W6+d8,A | R6,#8 | :W6+d8,#8 | A,RW6 | @RW6+d8 |
| | JMPP | JMPP | CALLP | CALLP | INCL | NCL | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @R | MOVEA | MOVEA A, |
| / + | @RL3 | @@RW7+d8 | @RL3 | @@RW7+d8 | RL3 | @RW7+d8 | RL3 | @RW7+d8 | A,RL3 | @RW7+d8 | RL3,A | W7+d8,A | R7,#8 | W7+d8,#8 | A,RW7 | @RW7+d8 |
| | JMPP | JMPP @ | CALLP | CALLP @ | NOL. | NCF: | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @RW | MOVEA | MOVEA A, |
| ж + | @@RW0 | | @@RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | @RW0,A | W0+d16,A | @RW0,#8 | 0+d16,#8 | A,@RW0 | @RW0+d16 |
| | JMPP | JMPP @ | CALLP | CALLP @ | INCL INCL | J _O C | DECL | | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @RW | MOVEA | MOVEA A, |
| 6+ | @@RW1 | @RW1+d16 | @@RW1 | @RW1+d16 | @RW1 | @RW1+d16 | @RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | @RW1,A | :W1+d16,A | @RW1,#8 | 1+d16,#8 | A,@RW1 | @RW1+d16 |
| - | JMPP | JMPP @ | CALLP | CALLP @ | INCL | NCL | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @RW | MOVEA | MOVEA A, |
| ∀ + | @@RW2 | @RW2+d16 | @@RW2 | | @RW2 | @RW2+d16 | @RW2 | +d16 | A,@RW2 | @RW2+d16 | @RW2,A | :W2+d16,A | @RW2,#8 | 2+d16,#8 | A,@RW2 | @RW2+d16 |
| | JMPP | JMPP @ | CALLP | CALLP @ | INCL | NC. | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | :MOV @RW | MOVEA | MOVEA A, |
| + B | @@RW3 | ; | @@RW3 | | @RW3 | @RW3+d16 | @RW3 | | A,@RW3 | @RW3+d16 | @RW3,A | :W3+d16,A | @RW3,#8 | 3+d16,#8 | A,@RW3 | @RW3+d16 |
| | JMPP | JMPP @ | CALLP | CALLP @ | INCL | NCL | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @RW | MOVEA | MOVEA A, |
| o + | @@RW0+ | @RW0+RW7 | @@RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | @RW0+,A | :W0+RW7,A | @RW0+,#8 | 0+RW7,#8 | A,@RW0+ | @RW0+RW7 |
| | JMPP | JMPP @ | CALLP | CALLP @ | INCL | NC. | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @R | MOV | MOV @RW | MOVEA | MOVEA A, |
| 4 D | @@RW1+ | @RW1+RW7 | @@RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | @RW1+,A | :W1+RW7,A | @RW1+,#8 | 1+RW7,#8 | A,@RW1+ | @RW1+RW7 |
| | JMPP | JMPP | CALLP | CALLP | INCL | NCL | DECL | DECL | MOVL | MOVL A, | MOVL | MOVL @P | MOV | MOV @P | MOVEA | MOVEA A, |
| н | @@RW2+ | | @@RW2+ | @@PC+d16 | @RW2+ | @PC+d16 | @RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | @RW2+,A | :C+d16,A | @RW2+,#8 | C+d16,#8 | A,@RW2+ | @PC+d16 |
| | JMPP | JMPP | CALLP | CALLP | INCL | NCI. | DECL | DECL | MOVL | MOVL A, | MOVL | :MOVL | MOV | :MOV a | MOVEA | MOVEA A, |
| + | @@RW3+ | @addr16 | @ @ RW3+ | @addr16 | @RW3+ | addr16 | @RW3+ | addr16 | A,@RW3+ | addr16 | @RW3+,A | addr16,A | @RW3+,#8 | ddr16,#8 | A,@RW3+ | addr16 |

Table B.9-8 ea Instruction 3 (first byte = 72_H)

| | 00 | 10 | 20 | 30 | 40 | 50 | 09 | 70 | 80 | 06 | AO | B0 | CO | D0 | 0Э | F0 |
|--------|-------|----------|-------|----------|----------|----------|-------|----------|---------|----------|---------|----------|---------|----------|---------|-----------|
| - | ROLC | : ROLC | RORC | RORC | INC | INC: | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | нэх | XCH A, |
| > F | 2 | @RW0+d8 | 2 | @RW0+d8 | 2 | @RW0+d8 | 2 | @RW0+d8 | A,R0 | @RW0+d8 | R0,A | W0+d8,A | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 |
| - | ROLC | ROLC | RORC | | <u>N</u> | <u>2</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| - + | 2 | @RW1+d8 | Æ | @RW1+d8 | 8 | @RW1+d8 | 8 | @RW1+d8 | A,R1 | @RW1+d8 | R1,A | W1+d8,A | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 |
| | ROLC | | RORC | | NC NC | <u>S</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| z + | 22 | @RW2+d8 | R2 | @RW2+d8 | R2 | @RW2+d8 | Z2 | @RW2+d8 | A,R2 | @RW2+d8 | R2,A | W2+d8,A | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 |
| - | ROLC | | RORC | | <u>S</u> | | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| ກ + | 22 | @RW3+d8 | 22 | @RW3+d8 | 22 | @RW3+d8 | 22 | @RW3+d8 | A,R3 | @RW3+d8 | R3,A | W3+d8,A | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 |
| | ROLC | | RORC | | <u>S</u> | <u>S</u> | DEC | DEC | MOV | MOV A, | MOV | :MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| + | P4 | @RW4+d8 | P4 | @RW4+d8 | P4 | @RW4+d8 | P4 | @RW4+d8 | A,R4 | @RW4+d8 | R4,A | W4+d8,A | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 |
| | ROLC | | RORC | | <u>N</u> | 2 | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| 4 + | SE. | @RW5+d8 | 윤 | @RW5+d8 | R | @RW5+d8 | 83 | @RW5+d8 | A,R5 | @RW5+d8 | R5,A | W5+d8,A | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 |
| | ROLC | ROLC | RORC | | <u>8</u> | 2 | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| 9 + | 92 | @RW6+d8 | 92 | @RW6+d8 | P8 | @RW6+d8 | R6 | @RW6+d8 | A,R6 | @RW6+d8 | R6,A | W6+d8,A | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 |
| | ROLC | ROLC | RORC | RORC | <u>S</u> | 2 | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| + 7 | R7 | @RW7+d8 | В7 | @RW7+d8 | R7 | @RW7+d8 | R7 | @RW7+d8 | A,R7 | @RW7+d8 | R7,A | W7+d8,A | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 |
| | ROLC | : ROLC | RORC | RORC | <u>S</u> | <u>S</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| 8 + | @RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | @RW0,A | W0+d16,A | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 |
| - | ROLC | ROLC | RORC | RORC | NC NC | <u>N</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| 6+ | @RW1 | @RW1+d16 | @RW1 | @RW1+d16 | @RW1 | | @RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | @RW1,A | W1+d16,A | A,@RW1 | @RW1+d16 | A,@RW1 | :@RW1+d16 |
| | ROLC | ROLC | RORC | RORC | NC NC | <u>S</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| ¥ + | @RW2 | @RW2+d16 | @RW2 | @RW2+d16 | @RW2 | | @RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | @RW2,A | W2+d16,A | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 |
| | ROLC | ROLC | RORC | RORC | NC NC | NC NC | DEC | DEC | MOV | MOV A, | MOV | :MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| H B | @RW3 | | @RW3 | @RW3+d16 | @RW3 | @RW3+d16 | @RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | @RW3,A | W3+d16,A | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 |
| | ROLC | ROLC | RORC | : RORC | NC NC | SI | DEC | : DEC | MOV | MOV A, | MOV | :MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| ပ + | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | @RW0+,A | W0+RW7,A | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 |
| | ROLC | ROLC | RORC | RORC | NC NC | <u>N</u> | DEC | DEC | MOV | MOV A, | MOV | MOV @R | MOVX | MOVX A, | XCH | XCH A, |
| + D | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | @RW1+,A | W1+RW7,A | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 |
| | ROLC | ROLC | RORC | RORC | <u>S</u> | 2 | DEC | DEC | MOV | MOV A, | MOV | MOV @P | 2 | MOVX A, | XCH | XCH A, |
| + | @RW2+ | | @RW2+ | @PC+d16 | @RW2+ | @PC+d16 | @RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | @RW2+,A | C+d16,A | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 |
| | ROLC | ROLC | RORC | RORC | <u>S</u> | <u>2</u> | DEC | DEC | MOV | MOV A, | MOV | MOV | MOVX | MOVX A, | XCH | XCH A, |
| + | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | A,@RW3+ | addr16 | @RW3+,A | addr16,A | A,@RW3+ | addr16 | A,@RW3+ | addr16 |

Table B.9-9 ea Instruction 4 (first byte = 73_H)

| | 00 | 10 | 20 | 30 | 40 | 99 | 09 | 02 | 80 | 06 | 9V | B0 | 00 | D0 | E0 | F0 |
|--------------|---------|------------|--------|----------|-------|----------|-------|----------|---------|----------|---------|-----------|----------|----------|---------|----------|
| - | JMP | JMP | CALL | CALL | INCW | INCW | DECW | DECW | MOVW | MOVW A, | WOW | : MOVW @R | MOVW | MOVW @RW | хснм | XCHW A, |
| o F | @RW0 | @@RW0+d8 | @RW0 | @@RW0+d8 | RW0 | @RW0+d8 | RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | RW0,A | W0+d8,A | RW0,#16 | 0+d8,#16 | A,RW0 | @RW0+d8 |
| + | JMP | JMP. | CALL | CALL | INCW | INCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW @RW | XCHW | XCHW A, |
| - | @RW1 | @@RW1+d8 | @RW1 | @@RW1+d8 | RW1 | @RW1+d8 | RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | RW1,A | W1+d8,A | RW1,#16 | 1+d8,#16 | A,RW1 | @RW1+d8 |
| | JMP | | | CALL | NOW | NCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | | MOVW @RW | XCHW | XCHW A, |
| z + | @RW2 | @@RW2+d8 | @RW2 | @@RW2+d8 | RW2 | @RW2+d8 | RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | RW2,A | W2+d8,A | RW2,#16 | 2+d8,#16 | A,RW2 | @RW2+d8 |
| - | JMP | | CALL | CALL | INCW | INCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW @RW | XCHW | XCHW A, |
| ი | @RW3 | @@RW3+d8 | @RW3 | @@RW3+d8 | RW3 | @RW3+d8 | RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | RW3,A | W3+d8,A | RW3,#16 | 3+d8,#16 | A,RW3 | @RW3+d8 |
| | JMP | | | CALL | INCW | INCW | | | MOVW | MOVW A, | MOVW | MOVW @R | | MOVW @RW | XCHW | XCHW A, |
| + 4 | @RW4 | @@RW4+d8 | @RW4 | @@RW4+d8 | RW4 | @RW4+d8 | RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | RW4,A | W4+d8,A | RW4,#16 | 4+d8,#16 | A,RW4 | @RW4+d8 |
| | JMP | JMP | CALL | CALL | INCW | NCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | | MOVW @RW | XCHW | XCHW A, |
| + 2 | @RW5 | : @@RW5+d8 | @RW5 | @@RW5+d8 | RW5 | @RW5+d8 | RW5 | @RW5+d8 | A,RW5 | @RW5+d8 | RW5,A | W5+d8,A | RW5,#16 | 5+d8,#16 | A,RW5 | @RW5+d8 |
| | JMP | . JMP | | CALL | INCW | NCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW @RW | XCHW | XCHW A, |
| 9+ | @RW6 | @@RW6+d8 | @RW6 | @@RW6+d8 | RW6 | @RW6+d8 | RW6 | @RW6+d8 | A,RW6 | @RW6+d8 | RW6,A | W6+d8,A | RW6,#16 | 6+d8,#16 | A,RW6 | @RW6+d8 |
| | JMP | : JMP | CALL | CALL | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW @RW | XCHW | XCHW A, |
| 4 / | @RW7 | : @@RW7+d8 | @RW7 | @@RW7+d8 | RW7 | @RW7+d8 | RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | RW7,A | W7+d8,A | RW7,#16 | 7+d8,#16 | A,RW7 | @RW7+d8 |
| | JMP | JMP @ | CALL | CALL @ | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW@RW0 | XCHW | XCHW A, |
| xo + | @@RW0 | @RW0+d16 | @@RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | @RW0,A | W0+d16,A | @RW0,#16 | +d16,#16 | A,@RW0 | @RW0+d16 |
| | JMP | JMP @ | | CALL @ | INCW | INCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW@RW1 | XCHW | XCHW A, |
| 6+ | @@RW1 | @RW1+d16 | @@RW1 | @RW1+d16 | @RW1 | @RW1+d16 | @RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | @RW1,A | W1+d16,A | @RW1,#16 | +d16,#16 | A,@RW1 | @RW1+d16 |
| | JMP | JMP @ | CALL | CALL @ | INCW | NCW. | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW@RW2 | XCHW | XCHW A, |
| + A | @@RW2 | • • • • • | @@RW2 | @RW2+d16 | @RW2 | @RW2+d16 | @RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | @RW2,A | W2+d16,A | @RW2,#16 | +d16,#16 | A,@RW2 | @RW2+d16 |
| | JMP | : JMP @ | CALL | CALL @ | NCW | NCW | DECW | | MOVW | MOVW A, | MOVW | MOVW @R | MOVW | MOVW@RW3 | XCHW | XCHW A, |
| n + | @@RW3 | ••••• | | @RW3+d16 | @RW3 | | | | A,@RW3 | @RW3+d16 | @RW3,A | W3+d16,A | @RW3,#16 | +d16,#16 | A,@RW3 | @RW3+d16 |
| | JMP | JMP @ | CALL | CALL @ | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @R | MOVW @ | MOVW@RW0 | XCHW | XCHW A, |
| ၁ + | @@RW0+ | @RW0+RW7 | @@RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | | A,@RW0+ | @RW0+RW7 | @RW0+,A | W0+RW7,A | | +RW7,#16 | A,@RW0+ | @RW0+RW7 |
| - | JMP | JMP @ | CALL | CALL @ | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @R | MOVW @ | MOVW@RW1 | XCHW | XCHW A, |
| O + | @@RW1+ | @RW1+RW7 | @@RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | @RW1+,A | W1+RW7,A | RW1+,#16 | +RW7,#16 | A,@RW1+ | @RW1+RW7 |
| | JMP | - JMP | CALL | CALL | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW @P | MOVW @ | MOVW @PC | XCHW | XCHW A, |
| + | @@RW2+ | @@PC+d16 | @@RW2+ | @@PC+d16 | @RW2+ | @PC+d16 | @RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | @RW2+,A | C+d16,A | RW2+,#16 | +d16,#16 | A,@RW2+ | @PC+d16 |
| | JMP | JMP | CALL | CALL | INCW | NCW | DECW | DECW | MOVW | MOVW A, | MOVW | MOVW | MOVW @ | MOVW ad | XCHW | XCHW A, |
| + | @ @RW3+ | @addr16 | @@RW3+ | @addr16 | @RW3+ | addr16 | @RW3+ | addr16 | A,@RW3+ | addr16 | @RW3+,A | addr16,A | RW3+,#16 | dr16,#16 | A,@RW3+ | addr16 |

Table B.9-10 ea Instruction 5 (first byte = 74_H)

| _ | 00 | 10 | 20 | 30 | 40 | 50 | 09 | 20 | 80 | 06 | AO | B0 | 00 | DO | E0 | F0 |
|---------------|---------|------------|---------|----------|---------|----------|---------|----------|---------|------------|---------|----------|---------|------------|---------|----------|
| - | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | OR | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
|) + | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | A,R0 | @RW0+d8 | R0,r | RW0+d8,r |
| - | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | OH. | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| - | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | A,R1 | @RW1+d8 | R1,r | RW1+d8,r |
| - | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | К | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| + 5 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | A,R2 | @RW2+d8 | R2,r | RW2+d8,r |
| - | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | В | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| +3 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | A,R3 | @RW3+d8 | R3,r | RW3+d8,r |
| | ADD | : ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | : AND A, | S S | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| + 4 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | A,R4 | @RW4+d8 | R4,r | RW4+d8,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | В | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| ი + | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | A,R5 | @RW5+d8 | R5,r | RW5+d8,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | Б | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| + 6 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | A,R6 | @RW6+d8 | R6,r | RW6+d8,r |
| | ADD | : ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | : AND A, | В | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| + 7 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | A,R7 | @RW7+d8 | R7,r | RW7+d8,r |
| | ADD | ADD A, | SUB | | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | Ж | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
| ∞ + | A,@RW0 | @RW0+d16 | A,@RW0 | ! | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | @RW0,r | W0+d16,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | Ж | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
| + 9 | A,@RW1 | : @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | : @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | @RW1,r | W1+d16,r |
| - | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | В | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
| + | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | @RW2,r | W2+d16,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | OR | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
| + B | A,@RW3 | @RW3+d16 | | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | @RW3,r | W3+d16,r |
| (| ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | 뜽 | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
|) + | A,@RW0+ | : @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | : @RW0+RW7 | @RW0+,r | W0+RW7,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | 뜽 | OR A, | XOR | XOR A, | DBNZ | DBNZ @R |
| + D | A,@RW1+ | @RW1+RW7 | A,@RW1+ | ' | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | | @RW1+RW7 | @RW1+,r | W1+RW7,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | CMP A, | AND | AND A, | 뜽 | OR A, | XOR | XOR A, | DBNZ | DBNZ @ |
| + E | A,@RW2+ | : @PC+d16 | A,@RW2+ | | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | @RW2+,r | PC+d16,r |
| | ADD | ADD A, | SUB | SUB A, | ADDC | ADDC A, | CMP | : CMP A, | AND | : AND A, | В | OR A, | XOR | XOR A, | DBNZ | DBNZ |
| + F | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | @RW3+,r | addr16,r |

Table B.9-11 ea Instruction 6 (first byte = 75_H)

| | 8 | 10 | 50 | 30 | 40 | 50 | 09 | 70 | 80 | 06 | A0 | B0 | 8 | D0 | Е | F0 |
|--------|---------|------------|---------|------------|---------|----------|-------|----------|---------|------------|----------|------------|---------|------------|-------|----------|
| - | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| o + | R0,A | W0+d8,A | R0,A | W0+d8,A | A,R0 | @RW0+d8 | 2 | @RW0+d8 | R0,A | W0+d8,A | R0,A | W0+d8,A | R0,A | W0+d8,A | 22 | @RW0+d8 |
| - | ADD | | SUB | | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| - + | R1,A | W1+d8,A | R1,A | W1+d8,A | A,R1 | @RW1+d8 | æ | @RW1+d8 | R1,A | W1+d8,A | R1,A | W1+d8,A | R1,A | W1+d8,A | æ | @RW1+d8 |
| - | ADD | | SUB | | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| z + | R2,A | : W2+d8,A | R2,A | : W2+d8,A | A,R2 | @RW2+d8 | 22 | @RW2+d8 | R2,A | . W2+d8,A | R2,A | . W2+d8,A | R2,A | . W2+d8,A | R2 | @RW2+d8 |
| - | ADD | | SUB | | SUBC | SUBC A, | NEG | NEG | AND | : AND @R | ОВ | OR @R | XOR | XOR @R | NOT | TON |
| + 3 | R3,A | . W3+d8,A | R3,A | W3+d8,A | A,R3 | @RW3+d8 | 83 | @RW3+d8 | R3,A | W3+d8,A | R3,A | . W3+d8,A | R3,A | W3+d8,A | 83 | @RW3+d8 |
| | | | SUB | | SUBC | SUBC A, | NEG | NEG | AND | AND @R | SB SB | OR @R | XOR | XOR @R | NOT | NOT |
| + 4 | R4,A | W4+d8,A | R4,A | W4+d8,A | A,R4 | @RW4+d8 | R4 | @RW4+d8 | R4,A | W4+d8,A | R4,A | W4+d8,A | R4,A | W4+d8,A | P4 | @RW4+d8 |
| | | | SUB | | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| ი + | R5,A | . W5+d8,A | H5,A | W5+d8,A | A,R5 | @RW5+d8 | -R | @RW5+d8 | R5,A | W5+d8,A | R5,A | W5+d8,A | R5,A | W5+d8,A | R3 | @RW5+d8 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| 9+ | R6,A | . W6+d8,A | R6,A | . W6+d8,A | A,R6 | @RW6+d8 | 92 | @RW6+d8 | R6,A | W6+d8,A | R6,A | W6+d8,A | R6,A | W6+d8,A | R6 | @RW6+d8 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | . NEG | AND | AND @R | В | OR @R | XOR | XOR @R | NOT | TON |
| + 1 | R7,A | W7+d8,A | R7,A | W7+d8,A | A,R7 | @RW7+d8 | R7 | @RW7+d8 | R7,A | W7+d8,A | R7,A | . W7+d8,A | R7,A | W7+d8,A | R7 | @RW7+d8 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | S S | OR @R | XOR | XOR @R | NOT | TON |
| ∞ + | @RW0,A | W0+d16,A | @RW0,A | W0+d16,A | A,@RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0,A | W0+d16,A | @RW0,A | W0+d16,A | @RW0,A | W0+d16,A | @RW0 | @RW0+d16 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR. | OR @R | XOR | XOR @R | NOT | TON |
| 6+ | @RW1,A | . W1+d16,A | @RW1,A | W1+d16,A | A,@RW1 | @RW1+d16 | @RW1 | @RW1+d16 | @RW1,A | : W1+d16,A | @RW1,A | . W1+d16,A | @RW1,A | . W1+d16,A | @RW1 | @RW1+d16 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OH. | OR @R | XOR | XOR @R | NOT | NOT |
| ¥ + | @RW2,A | W2+d16,A | @RW2,A | W2+d16,A | A,@RW2 | @RW2+d16 | @RW2 | @RW2+d16 | @RW2,A | W2+d16,A | @RW2,A | . W2+d16,A | @RW2,A | . W2+d16,A | @RW2 | @RW2+d16 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| я + | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | A,@RW3 | @RW3+d16 | @RW3 | @RW3+d16 | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | @RW3 | @RW3+d16 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | В | OR @R | XOR | XOR @R | NOT | NOT |
| ပ + | @RW0+,A | W0+RW7,A | @RW0+,A | W0+RW7,A | A,@RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+,A | : W0+RW7,A | @RW0+,A | : W0+RW7,A | @RW0+,A | Ą. | @RW0+ | @RW0+RW7 |
| | ADD | ADD @R | SUB | SUB @R | SUBC | SUBC A, | NEG | NEG | AND | AND @R | OR | OR @R | XOR | XOR @R | NOT | NOT |
| O + | @RW1+,A | : W1+RW7,A | @RW1+,A | : W1+RW7,A | A,@RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+,A | : W1+RW7,A | @RW1+,A | : W1+RW7,A | @RW1+,A | W1+RW7,A | @RW1+ | @RW1+RW7 |
| | ADD | ADD @P | SUB | SUB @P | SUBC | SUBC A, | NEG | NEG | AND | AND @P | OR | OR @P | XOR | XOR @P | NOT | NOT |
| + + | @RW2+,A | . C+d16,A | @RW2+,A | C+d16,A | A,@RW2+ | @PC+d16 | @RW2+ | @PC+d16 | @RW2+,A | C+d16,A | @RW2+,A | C+d16,A | @RW2+,A | C+d16,A | @RW2+ | @PC+d16 |
| | ADD | ADD | SUB | SUB | SUBC | SUBC A, | NEG | NEG | AND | AND | ОВ | | XOR | XOR | NOT | TON |
| + | @RW3+,A | addr16,A | @RW3+,A | addr16,A | A,@RW3+ | addr16 | @RW3+ | addr16 | @RW3+,A | addr16,A | @RW3+,A | addr16,A | @RW3+,A | addr16,A | @RW3+ | addr16 |

Table B.9-12 ea Instruction 7 (first byte = 76_H)

| | 00 | 10 | 20 | 30 | 40 | 20 | 09 | 70 | 80 | 06 | AO | BO | 00 | 0Q | E0 | F0 |
|---------------|---------|-------------|---------|----------|---------|------------|---------|------------|---------|----------|---------|-----------|---------|----------|---------|----------|
| - | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| o + | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,RW0 | @RW0+d8 | RW0,r | RW0+d8,r |
| - | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | : ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| - | A,RW1 | : @RW1+d8 | A,RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | A,RW1 | @RW1+d8 | RW1,r | RW1+d8,r |
| - | ADDW | | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + 5 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,RW2 | @RW2+d8 | RW2,r | RW2+d8,r |
| - | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + 3 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | A,RW3 | @RW3+d8 | RW3,r | RW3+d8,r |
| | ADDW | | | SUBW A, | ADDCW | : ADDCW A, | CMPW | : CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + 4 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,RW4 | @RW4+d8 | RW4,r | RW4+d8,r |
| | ADDW | | | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + 2 | A,RW5 | : @RW5+d8 | A,RW5 | @RW5+d8 | A,RW5 | : @RW5+d8 | A,RW5 | @RW5+d8 | A,RW5 | @RW5+d8 | A,RW5 | @RW5+d8 | A,RW5 | @RW5+d8 | RW5,r | RW5+d8,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| 9 + | A,RW6 | : @RW6+d8 | A,RW6 | @RW6+d8 | A,RW6 | @RW6+d8 | A,RW6 | : @RW6+d8 | A,RW6 | @RW6+d8 | A,RW6 | : @RW6+d8 | A,RW6 | @ RW6+d8 | RW6,r | RW6+d8,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + / | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,RW7 | @RW7+d8 | RW7,r | RW7+d8,r |
| - | ADDW | | | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| 8 + | A,@RW0 | • • • • • • | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | @RW0,r | W0+d16,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| 6+ | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | @RW1,r | W1+d16,r |
| - | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| ¥ + | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | @RW2,r | W2+d16,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| n + | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | @RW3,r | W3+d16,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| ၁ + | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | : @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | @RW0+,r | W0+RW7,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @R |
| + D | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | @RW1+,r | W1+RW7,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ @ |
| + | A,@RW2+ | @PC+d16 | A,@RW2+ | | A,@RW2+ | @PC+d16 | A,@RW2+ | | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | @RW2+,r | PC+d16,r |
| | ADDW | ADDW A, | SUBW | SUBW A, | ADDCW | ADDCW A, | CMPW | : CMPW A, | ANDW | ANDW A, | ORW | ORW A, | XORW | XORW A, | DWBNZ | DWBNZ |
| ц + | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | @RW3+,r | addr16,r |

Table B.9-13 ea Instruction 8 (first byte = 77_H)

| | 00 | 10 | 50 | 30 | 40 | 50 | 09 | 20 | 80 | 06 | A0 | B0 | 8 | D0 | E0 | 9 |
|--------|---------|------------|---------|------------|---------|----------|-------|----------|---------|------------|---------|------------|---------|------------|-------|----------|
| - | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | WLON |
| o + | RW0,A | W0+d8,A | RW0,A | W0+d8,A | A,RW0 | @RW0+d8 | RW0 | @RW0+d8 | RW0,A | W0+d8,A | RW0,A | W0+d8,A | RW0,A | W0+d8,A | RW0 | @RW0+d8 |
| • | ADDW | | | | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | WLON |
| + | RW1,A | W1+d8,A | RW1,A | W1+d8,A | A,RW1 | @RW1+d8 | RW1 | @RW1+d8 | RW1,A | W1+d8,A | RW1,A | W1+d8,A | RW1,A | W1+d8,A | RW1 | @RW1+d8 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| z + | RW2,A | W2+d8,A | RW2,A | W2+d8,A | A,RW2 | @RW2+d8 | RW2 | @RW2+d8 | RW2,A | W2+d8,A | RW2,A | W2+d8,A | RW2,A | W2+d8,A | RW2 | @RW2+d8 |
| - | ADDW | | SUBW | | SUBCW | | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | WLON |
| + 3 | RW3,A | W3+d8,A | RW3,A | W3+d8,A | A,RW3 | @RW3+d8 | RW3 | @RW3+d8 | RW3,A | W3+d8,A | RW3,A | W3+d8,A | RW3,A | W3+d8,A | RW3 | @RW3+d8 |
| | ADDW | | SUBW | | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | WLON |
| + 4 | RW4,A | W4+d8,A | RW4,A | . W4+d8,A | A,RW4 | @RW4+d8 | RW4 | @RW4+d8 | RW4,A | W4+d8,A | RW4,A | W4+d8,A | RW4,A | W4+d8,A | RW4 | @RW4+d8 |
| | ADDW | | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| + + | RW5,A | W5+d8,A | RW5,A | . W5+d8,A | A,RW5 | @RW5+d8 | RW5 | @RW5+d8 | RW5,A | W5+d8,A | RW5,A | W5+d8,A | RW5,A | W5+d8,A | RW5 | @RW5+d8 |
| | ADDW | | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| +6 | RW6,A | . W6+d8,A | RW6,A | W6+d8,A | A,RW6 | @RW6+d8 | RW6 | @RW6+d8 | RW6,A | . W6+d8,A | RW6,A | . W6+d8,A | RW6,A | W6+d8,A | RW6 | @RW6+d8 |
| | ADDW | : ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | : ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| + 7 | RW7,A | W7+d8,A | RW7,A | W7+d8,A | A,RW7 | @RW7+d8 | RW7 | @RW7+d8 | RW7,A | W7+d8,A | RW7,A | W7+d8,A | RW7,A | W7+d8,A | RW7 | @RW7+d8 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| +8 | @RW0,A | . W0+d16,A | @RW0,A | W0+d16,A | A,@RW0 | @RW0+d16 | @RW0 | @RW0+d16 | @RW0,A | W0+d16,A | @RW0,A | W0+d16,A | @RW0,A | W0+d16,A | @RW0 | @RW0+d16 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | NOTW |
| + 9 | @RW1,A | : W1+d16,A | @RW1,A | W1+d16,A | A,@RW1 | @RW1+d16 | @RW1 | @RW1+d16 | @RW1,A | : W1+d16,A | @RW1,A | : W1+d16,A | @RW1,A | : W1+d16,A | @RW1 | @RW1+d16 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| + A | @RW2,A | : W2+d16,A | @RW2,A | | A,@RW2 | @RW2+d16 | @RW2 | @RW2+d16 | @RW2,A | . W2+d16,A | @RW2,A | . W2+d16,A | @RW2,A | . W2+d16,A | @RW2 | @RW2+d16 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | WLON | MLON |
| + B | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | A,@RW3 | @RW3+d16 | @RW3 | @RW3+d16 | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | @RW3,A | W3+d16,A | @RW3 | @RW3+d16 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | MOTW | NOTW |
| + C | @RW0+,A | : W0+RW7,A | @RW0+,A | W0+RW7,A | A,@RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+,A | : W0+RW7,A | @RW0+,A | : W0+RW7,A | @RW0+,A | : W0+RW7,A | @RW0+ | @RW0+RW7 |
| | ADDW | ADDW @R | SUBW | SUBW @R | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @R | ORW | ORW @R | XORW | XORW @R | MOTW | MOTW |
| + D | @RW1+,A | : W1+RW7,A | @RW1+,A | : W1+RW7,A | A,@RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+,A | : W1+RW7,A | @RW1+,A | : W1+RW7,A | @RW1+,A | W1+RW7,A | @RW1+ | @RW1+RW7 |
| | ADDW | ADDW @P | SUBW | SUBW @P | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW @P | ORW | ORW @P | XORW | XORW @P | MOTW | WLON |
| + E | @RW2+,A | C+d16,A | @RW2+,A | C+d16,A | A,@RW2+ | @PC+d16 | @RW2+ | @PC+d16 | @RW2+,A | C+d16,A | @RW2+,A | C+d16,A | @RW2+,A | C+d16,A | @RW2+ | @PC+d16 |
| | ADDW | ADDW | SUBW | SUBW | SUBCW | SUBCW A, | NEGW | NEGW | ANDW | ANDW | ORW | ORW | XORW | XORW | WLON | WLON |
| + r | @RW3+,A | addr16,A | @RW3+,A | addr16,A | A,@RW3+ | addr16 | @RW3+ | addr16 | @RW3+,A | addr16,A | @RW3+,A | addr16,A | @RW3+,A | addr16,A | @RW3+ | addr16 |

Table B.9-14 ea Instruction 9 (first byte = 78_H)

| | 00 | 10 | 50 | 30 | 40 | 20 | 09 | 20 | 80 | 06 | A0 | B0 | 8 | 00 | E0 | F0 |
|--------|---------|-----------|---------|----------|---------|----------|---------|----------|---------|----------|---------|------------|---------|----------|---------|----------|
| - | MULU | : MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DIVU | DIVU A, | MNAId | DIVUW A, | ΔIO | DIV A, | MAIQ | DIVW A, |
| + 0 | A,R0 | @RW0+d8 | A,RW0 | @RW0+d8 | A R0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,R0 | @RW0+d8 | A,RW0 | @RW0+d8 | A,R0 | @RW0+d8 | A,RW0 | @RW0+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 1 | A,R1 | : @RW1+d8 | A,RW1 | @RW1+d8 | A,R1 | @RW1+d8 | A,RW1 | @RW1+d8 | A,R1 | @RW1+d8 | A,RW1 | : @RW1+d8 | A,R1 | @RW1+d8 | A,RW1 | @RW1+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | nAla | DIVU A, | MNAIG | DIVUW A, | NIO | DIV A, | MVIO | DIVW A, |
| +2 | A,R2 | @RW2+d8 | A,RW2 | @RW2+d8 | A,R2 | @RW2+d8 | A RW2 | @RW2+d8 | A,R2 | @RW2+d8 | A,RW2 | : @RW2+d8 | A,R2 | @RW2+d8 | A,RW2 | @RW2+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | nAla | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 3 | A,R3 | : @RW3+d8 | A,RW3 | @RW3+d8 | A,R3 | @RW3+d8 | A RW3 | @RW3+d8 | A,R3 | @RW3+d8 | A,RW3 | : @RW3+d8 | A,R3 | @RW3+d8 | A,RW3 | @RW3+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DIVO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 4 | A,R4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,R4 | @RW4+d8 | A RW4 | @RW4+d8 | A,R4 | @RW4+d8 | A,RW4 | @RW4+d8 | A,R4 | @ RW4+d8 | A,RW4 | @RW4+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 5 | A,R5 | : @RW5+d8 | A,RW5 | @RW5+d8 | A,R5 | @RW5+d8 | A RW5 | @RW5+d8 | A,R5 | @RW5+d8 | A,RW5 | : @RW5+d8 | A,R5 | @RW5+d8 | A,RW5 | @RW5+d8 |
| | MULU | | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 6 | A,R6 | | A,RW6 | | A R6 | @RW6+d8 | A,RW6 | @RW6+d8 | A,R6 | @RW6+d8 | A,RW6 | @ RW6+d8 | A,R6 | @RW6+d8 | A,RW6 | @RW6+d8 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | nala | DIVU A, | DIVUW | DIVUW A, | ΔIΛ | DIV A, | MAIG | DIVW A, |
| + 4 | A,R7 | @RW7+d8 | A,RW7 | | A,R7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,R7 | @RW7+d8 | A,RW7 | @RW7+d8 | A,R7 | @RW7+d8 | A,RW7 | @RW7+d8 |
| | MULU | : MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | : DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| + 8 | A,@RW0 | @RW0+d16 | | | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 | A,@RW0 | @RW0+d16 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DIVO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIQ | DIVW A, |
| 6+ | A,@RW1 | | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A @RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | :@RW1+d16 | A,@RW1 | @RW1+d16 | A,@RW1 | @RW1+d16 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | ΛIQ | DIV A, | MAIG | DIVW A, |
| + A | A,@RW2 | | | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 | A,@RW2 | @RW2+d16 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| в + | A,@RW3 | @RW3+d16 | | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 | | @RW3+d16 | A,@RW3 | @RW3+d16 | A,@RW3 | @RW3+d16 |
| | MULU | : MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | : DIVUW A, | ΛIQ | DIV A, | MAIG | DIVW A, |
| o + | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @ RW0+RW7 | A,@RW0+ | @RW0+RW7 | A,@RW0+ | @RW0+RW7 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | DIV | DIV A, | MAIG | DIVW A, |
| Ω + | A,@RW1+ | @RW1+RW7 | | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 | A,@RW1+ | @RW1+RW7 |
| | MULU | MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | NIO | DIV A, | MAIG | DIVW A, |
| ш + | A,@RW2+ | @PC+d16 | | @PC+d16 | A @RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 | A,@RW2+ | @PC+d16 |
| | MULU | : MULU A, | MULUW | MULUW A, | MUL | MUL A, | MULW | MULW A, | DINO | DIVU A, | DIVUW | DIVUW A, | ρlΛ | DIV A, | MAIG | DIVW A, |
| + | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 | A,@RW3+ | addr16 |

Table B.9-15 MOVEA RWi, ea Instruction (first byte = 79_H)

| | 00 | 10 | 50 | 30 | 40 | 20 | 09 | 20 | 80 | 06 | A0 | BO | පි | 8 | EO | 9 |
|-------------------|----------|-------------|----------|-----------|----------|-------------|----------|-----------|----------|-----------|----------|-------------|----------|-----------|----------|-----------|
| - | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | : MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| o + | RW0,RW0 | @RW0+d8 | RW1,RW0 | ,@RW0+d8 | RW2,RW0 | ,@RW0+d8 | RW3,RW0 | ,@RW0+d8 | RW4,RW0 | ,@RW0+d8 | RW5,RW0 | ,@RW0+d8 | RW6,RW0 | ,@RW0+d8 | RW7,RW0 | ,@RW0+d8 |
| - | MOVEA | MOVEA RW0 | | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | Σ | MOVEA RW6 | MOVEA | MOVEA RW7 |
| - + | RW0,RW1 | ,@RW1+d8 | RW1,RW1 | ,@RW1+d8 | RW2,RW1 | ,@RW1+d8 | RW3,RW1 | ,@RW1+d8 | RW4,RW1 | ,@RW1+d8 | RW5,RW1 | ,@RW1+d8 | RW6,RW1 | ,@RW1+d8 | RW7,RW1 | ,@RW1+d8 |
| | MOVEA | MOVEA RW0 | | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| + 5 | RW0,RW2 | ,@RW2+d8 | RW1,RW2 | ,@RW2+d8 | RW2,RW2 | ,@RW2+d8 | RW3,RW2 | ,@RW2+d8 | RW4,RW2 | ,@RW2+d8 | RW5,RW2 | ,@RW2+d8 | RW6,RW2 | ,@RW2+d8 | RW7,RW2 | ,@RW2+d8 |
| | MOVEA | MOVEA RW0 | | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| က + | RW0,RW3 | @RW3+d8 | RW1,RW3 | ,@RW3+d8 | RW2,RW3 | ,@RW3+d8 | RW3,RW3 | ,@RW3+d8 | RW4,RW3 | ,@RW3+d8 | RW5,RW3 | ,@RW3+d8 | RW6,RW3 | ,@RW3+d8 | RW7,RW3 | ,@RW3+d8 |
| | MOVEA | MOVEA RW0 | _ | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | : MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| + 4 | RW0,RW4 | ,@RW4+d8 | RW1,RW4 | ,@RW4+d8 | RW2,RW4 | ,@RW4+d8 | RW3,RW4 | ,@RW4+d8 | RW4,RW4 | ,@RW4+d8 | RW5,RW4 | ,@RW4+d8 | RW6,RW4 | ,@RW4+d8 | RW7,RW4 | ,@RW4+d8 |
| | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| ი + | RW0,RW5 | . @RW5+d8 | RW1,RW5 | ,@RW5+d8 | RW2,RW5 | ,@RW5+d8 | RW3,RW5 | ,@RW5+d8 | RW4,RW5 | ,@RW5+d8 | RW5,RW5 | ,@RW5+d8 | RW6,RW5 | ,@RW5+d8 | RW7,RW5 | ,@RW5+d8 |
| | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| 9+ | RW0,RW6 | ,@RW6+d8 | RW1,RW6 | ,@RW6+d8 | RW2,RW6 | ,@RW6+d8 | RW3,RW6 | ,@RW6+d8 | RW4,RW6 | ,@RW6+d8 | RW5,RW6 | ,@RW6+d8 | RW6,RW6 | @RW6+d8 | RW7,RW6 | ,@RW6+d8 |
| - | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| / + | RW0,RW7 | ,@RW7+d8 | RW1,RW7 | ,@RW7+d8 | RW2,RW7 | ,@RW7+d8 | RW3,RW7 | ,@RW7+d8 | RW4,RW7 | ,@RW7+d8 | RW5,RW7 | ,@RW7+d8 | RW6,RW7 | ,@RW7+d8 | RW7,RW7 | ,@RW7+d8 |
| | MOVEA | MOVEA RW0 | | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| æ + | RW0,@RW0 | ,@RW0+d16 | RW1,@RW0 | ,@RW0+d16 | RW2,@RW0 | ,@RW0+d16 | RW3,@RW0 | ,@RW0+d16 | RW4,@RW0 | ,@RW0+d16 | RW5,@RW0 | ,@RW0+d16 | RW6,@RW0 | ,@RW0+d16 | RW7,@RW0 | ,@RW0+d16 |
| | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| 6+ | RW0,@RW1 | ,@RW1+d16 | RW1,@RW1 | ,@RW1+d16 | RW2,@RW1 | ,@RW1+d16 | RW3,@RW1 | ,@RW1+d16 | RW4,@RW1 | ,@RW1+d16 | RW5,@RW1 | ,@RW1+d16 | RW6,@RW1 | ,@RW1+d16 | RW7,@RW1 | ,@RW1+d16 |
| | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| + | RW0,@RW2 | ,@RW2+d16 | RW1,@RW2 | ,@RW2+d16 | RW2,@RW2 | ,@RW2+d16 | RW3,@RW2 | ,@RW2+d16 | RW4,@RW2 | ,@RW2+d16 | RW5,@RW2 | ,@RW2+d16 | RW6,@RW2 | ,@RW2+d16 | RW7,@RW2 | ,@RW2+d16 |
| | MOVEA | MOVEA RW0 | MOVEA | MOVEA RW1 | MOVEA | MOVEA RW2 | MOVEA | MOVEA RW3 | MOVEA | MOVEA RW4 | MOVEA | MOVEA RW5 | MOVEA | MOVEA RW6 | MOVEA | MOVEA RW7 |
| я + | RW0,@RW3 | ,@RW3+d16 | RW1,@RW3 | ,@RW3+d16 | RW2,@RW3 | ,@RW3+d16 | RW3,@RW3 | ,@RW3+d16 | RW4,@RW3 | ,@RW3+d16 | RW5,@RW3 | ,@RW3+d16 | RW6,@RW3 | ,@RW3+d16 | RW7,@RW3 | ,@RW3+d16 |
| | MOVEA R | : MOVEA RW0 | MOVEA R | MOVEA RW1 | MOVEA R | MOVEA RW2 | MOVEA R | MOVEA RW3 | MOVEA R | MOVEA RW4 | MOVEA R | : MOVEA RW5 | MOVEA R | MOVEA RW6 | MOVEA R | MOVEA RW7 |
| ၁ + | W0,@RW0+ | ,@RW0+RW7 | W1,@RW0+ | ,@RW0+RW7 | W2,@RW0+ | ,@RW0+RW7 | W3,@RW0+ | ,@RW0+RW7 | W4,@RW0+ | ,@RW0+RW7 | W5,@RW0+ | ,@RW0+RW7 | W6,@RW0+ | ,@RW0+RW7 | W7,@RW0+ | ,@RW0+RW7 |
| | MOVEA R | MOVEA RW0 | MOVEA R | MOVEA RW1 | MOVEA R | MOVEA RW2 | MOVEA R | MOVEA RW3 | MOVEA R | MOVEA RW4 | MOVEA R | MOVEA RW5 | MOVEA R | MOVEA RW6 | MOVEA R | MOVEA RW7 |
| ۵ + | W0,@RW1+ | ; @RW1+RW7 | W1,@RW1+ | ,@RW1+RW7 | W2,@RW1+ | ,@RW1+RW7 | W3,@RW1+ | ,@RW1+RW7 | W4,@RW1+ | ,@RW1+RW7 | W5,@RW1+ | ,@RW1+RW7 | W6,@RW1+ | ,@RW1+RW7 | W7,@RW1+ | ,@RW1+RW7 |
| | MOVEA R | MOVEA RW0 | MOVEA R | MOVEA RW1 | MOVEA R | MOVEA RW2 | MOVEA R | MOVEA RW3 | MOVEA R | MOVEA RW4 | MOVEA R | MOVEA RW5 | MOVEA R | MOVEA RW6 | MOVEA R | MOVEA RW7 |
| н | W0,@RW2+ | ,@PC+d16 | W1,@RW2+ | ,@PC+d16 | W2,@RW2+ | ,@PC+d16 | W3,@RW2+ | ,@PC+d16 | W4,@RW2+ | ,@PC+d16 | W5,@RW2+ | ,@PC+d16 | W6,@RW2+ | ,@PC+d16 | W7,@RW2+ | ,@PC+d16 |
| | MOVEA R | : MOVEA RW0 | MOVEA R | MOVEA RW1 | MOVEA R | : MOVEA RW2 | MOVEA R | MOVEA RW3 | MOVEA R | MOVEA RW4 | MOVEA R | : MOVEA RW5 | MOVEA R | MOVEA RW6 | MOVEA R | MOVEA RW7 |
| + | W0,@RW3+ | ,addr16 | W1,@RW3+ | ,addr16 | W2,@RW3+ | addr16 | W3,@RW3+ | ,addr16 | W4,@RW3+ | ,addr16 | W5,@RW3+ | ,addr16 | W6,@RW3+ | addr16, | W7,@RW3+ | ,addr16 |

Table B.9-16 MOV Ri, ea Instruction (first byte = 7A_H)

| | 00 | 10 | 20 | 30 | 40 | 50 | 09 | 70 | 08 | 06 | AO | B0 | 00 | D0 | 03 | F0 |
|----------|-----------------|-----------------|---------------|----------|---------|----------|---------|----------|---------|----------|---------|------------|---------|----------|---------|----------|
| - | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| o + | R0,R0 | @ RW0+d8 | R1,R0 | @RW0+d8 | R2,R0 | @RW0+d8 | R3,R0 | @RW0+d8 | R4,R0 | @ RW0+d8 | R5,R0 | @RW0+d8 | R6,R0 | @RW0+d8 | R7,R0 | @RW0+d8 |
| , | MOV | , | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| + | R0,R1 | @RW1+d8 | R1,R1 | @RW1+d8 | R2,R1 | @RW1+d8 | R3,R1 | @RW1+d8 | R4,R1 | @RW1+d8 | R5,R1 | : @RW1+d8 | R6,R1 | @RW1+d8 | R7,R1 | @RW1+d8 |
| - | MOV | | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| + 5 | R0,R2 | @RW2+d8 | R1,R2 | @RW2+d8 | R2,R2 | @RW2+d8 | R3,R2 | @RW2+d8 | R4,R2 | @RW2+d8 | R5,R2 | @RW2+d8 | R6,R2 | @RW2+d8 | R7,R2 | @RW2+d8 |
| - | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| რ + | R0,R3 | @RW3+d8 | R1,R3 | @RW3+d8 | R2,R3 | @RW3+d8 | R3,R3 | @RW3+d8 | R4,R3 | @RW3+d8 | R5,R3 | @RW3+d8 | R6,R3 | @RW3+d8 | R7,R3 | @RW3+d8 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| + 4 | R0,R4 | @RW4+d8 | R1,R4 | @RW4+d8 | R2,R4 | @RW4+d8 | R3,R4 | @RW4+d8 | R4,R4 | @RW4+d8 | R5,R4 | @RW4+d8 | R6,R4 | @RW4+d8 | R7,R4 | @RW4+d8 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| ი + | R0,R5 | @RW5+d8 | R1,R5 | @RW5+d8 | R2,R5 | @RW5+d8 | R3,R5 | @RW5+d8 | R4,R5 | @ RW5+d8 | R5,R5 | @ RW5+d8 | R6,R5 | @RW5+d8 | R7,R5 | @RW5+d8 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| 9+ | R0,R6 | @RW6+d8 | 71,R6 | @RW6+d8 | R2,R6 | @RW6+d8 | R3,R6 | @RW6+d8 | R4,R6 | @ RW6+d8 | R5,R6 | @ RW6+d8 | R6,R6 | @RW6+d8 | R7,R6 | @RW6+d8 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| + | R0,R7 | @RW7+d8 | R1,R7 | | R2,R7 | @RW7+d8 | R3,R7 | @RW7+d8 | R4,R7 | @ RW7+d8 | R5,R7 | @RW7+d8 | R6,R7 | @RW7+d8 | R7,R7 | @RW7+d8 |
| | MOV | | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| æ + | R0,@RW0 | | R1,@RW0 | @RW0+d16 | R2,@RW0 | @RW0+d16 | R3,@RW0 | @RW0+d16 | R4,@RW0 | @RW0+d16 | R5,@RW0 | @RW0+d16 | R6,@RW0 | @RW0+d16 | R7,@RW0 | @RW0+d16 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| ი + | R0,@RW1 | @RW1+d16 | R1,@RW1 | @RW1+d16 | R2,@RW1 | @RW1+d16 | R3,@RW1 | @RW1+d16 | R4,@RW1 | @RW1+d16 | R5,@RW1 | @RW1+d16 | R6,@RW1 | @RW1+d16 | R7,@RW1 | @RW1+d16 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| 4 | R0,@RW2 | @RW2+d16 | R1,@RW2 | @RW2+d16 | R2,@RW2 | @RW2+d16 | R3,@RW2 | @RW2+d16 | R4,@RW2 | @RW2+d16 | R5,@RW2 | @RW2+d16 | R6,@RW2 | @RW2+d16 | R7,@RW2 | @RW2+d16 |
| | MOV | MOV R0, | MOV | MOV R1, | MOV | MOV R2, | MOV | MOV R3, | MOV | MOV R4, | MOV | MOV R5, | MOV | MOV R6, | MOV | MOV R7, |
| n + | R0,@RW3 | | R1,@RW3 | @RW3+d16 | R2,@RW3 | @RW3+d16 | R3,@RW3 | @RW3+d16 | R4,@RW3 | @RW3+d16 | R5,@RW3 | | R6,@RW3 | @RW3+d16 | R7,@RW3 | @RW3+d16 |
| | MOV R0, | MOV R0, | MOV R1, | MOV | MOV R2, | MOV R2, | MOV R3, | MOV R3, | MOV R4, | MOV R4, | MOV R5, | MOV R5, | MOV R6, | MOV R6, | MOV R7, | MOV R7, |
| ပ + | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | : @RW0+RW7 | @RW0+ | @RW0+RW7 | @RW0+ | @RW0+RW7 |
| | MOV R0, | MOV R0, | MOV R1, | MOV R1, | MOV R2, | MOV R2, | MOV R3, | MOV R3, | MOV R4, | MOV R4, | MOV R5, | MOV R5, | MOV R6, | MOV R6, | MOV R7, | MOV R7, |
| O + | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | @RW1+ | @RW1+RW7 | | @RW1+RW7 | @RW1+ | @RW1+RW7 |
| | MOV R0, MOV R0, | MOV R0, | MOV R1, MOV R | MOV R1, | MOV R2, | MOV R2, | MOV R3, | MOV R3, | MOV R4, | MOV R4, | MOV R5, | MOV R5, | MOV R6, | MOV R6, | MOV R7, | MOV R7, |
| н | @RW2+ | @PC+d16 | | @PC+d16 | | @PC+d16 | | @PC+d16 | @RW2+ | @PC+d16 | @RW2+ | | @RW2+ | @PC+d16 | | @PC+d16 |
| | MOV R0, | MOV R0, MOV R0, | MOV R1, MOV R | MOV R1, | MOV R2, | MOV R2, | MOV R3, | MOV R3, | MOV R4, | MOV R4, | MOV R5, | : MOV R5, | MOV R6, | MOV R6, | MOV R7, | MOV R7, |
| ш + | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 | @RW3+ | addr16 |

Table B.9-17 MOVW RWi, ea Instruction (first byte = $7B_H$)

| | 00 | 10 | 50 | 30 | 40 | 50 | 09 | 20 | 80 | 06 | AO | B0 | 8 | D0 | E0 | F0 |
|---------|----------|--------------------|----------|-----------|----------|-----------|----------|-------------|----------|-----------|----------|-------------------|-------------------|-----------|----------|-----------|
| - | MOVW | MOVW RW0 | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| > + | RW0,RW0 | ,@RW0+d8 | RW1,RW0 | 8b+0WR@; | RW2,RW0 | ,@RW0+d8 | RW3,RW0 | ,@RW0+d8 | RW4,RW0 | ,@RW0+d8 | RW5,RW0 | ,@RW0+d8 | RW6,RW0 | ,@RW0+d8 | RW7,RW0 | ,@RW0+d8 |
| + | MOVW | | MOVW | MOVW RW1 | 2 | MOVW RW2 | MOVW | | MOVW | MOVW RW4 | MOVW | MOVW RW5 MOVW | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| - + | RW0,RW1 | ,@RW1+d8 | RW1,RW1 | ,@RW1+d8 | RW2,RW1 | ,@RW1+d8 | RW3,RW1 | ,@RW1+d8 | RW4,RW1 | ,@RW1+d8 | RW5,RW1 | ,@RW1+d8 | RW6,RW1 | ,@RW1+d8 | RW7,RW1 | ,@RW1+d8 |
| c + | MOVW | MOVW RW0 | | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| 7 + | RW0,RW2 | ,@RW2+d8 | RW1,RW2 | @RW2+d8 | RW2,RW2 | ,@RW2+d8 | RW3,RW2 | ,@RW2+d8 | RW4,RW2 | ,@RW2+d8 | RW5,RW2 | ,@RW2+d8 | RW6,RW2 | ,@RW2+d8 | RW7,RW2 | , @RW2+d8 |
| | MOVW | | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 | _ | MOVW RW6 | MOVW | MOVW RW7 |
| ກ + | RW0,RW3 | ,@RW3+d8 | RW1,RW3 | @RW3+d8 | RW2,RW3 | ,@RW3+d8 | RW3,RW3 | @RW3+d8 | RW4,RW3 | ,@RW3+d8 | RW5,RW3 | ,@RW3+d8 | RW6,RW3 | @RW3+d8 | RW7,RW3 | ,@RW3+d8 |
| | MOVW | | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 MOVW | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| + | RW0,RW4 | ,@RW4+d8 | RW1,RW4 | ,@RW4+d8 | RW2,RW4 | ,@RW4+d8 | RW3,RW4 | ,@RW4+d8 | RW4,RW4 | ,@RW4+d8 | RW5,RW4 | ,@RW4+d8 | RW6,RW4 | ,@ RW4+d8 | RW7,RW4 | ,@RW4+d8 |
| | MOVW | MOVW RW0 | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | | MOVW | MOVW RW4 | MOVW | MOVW RW5 MOVW | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| ი + | RW0,RW5 | ,@RW5+d8 | RW1,RW5 | ,@RW5+d8 | RW2,RW5 | ,@RW5+d8 | RW3,RW5 | ,@RW5+d8 | RW4,RW5 | ,@RW5+d8 | RW5,RW5 | ,@RW5+d8 | RW6,RW5 | ,@RW5+d8 | RW7,RW5 | ,@RW5+d8 |
| - | MOVW | MOVW RW0 | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 MOVW | MOVW | MOVW RW6 | MOVW | MOVW RW7 |
| 9+ | RW0,RW6 | ,@RW6+d8 | RW1,RW6 | ,@RW6+d8 | RW2,RW6 | ,@RW6+d8 | RW3,RW6 | ,@RW6+d8 | RW4,RW6 | ,@RW6+d8 | RW5,RW6 | ,@RW6+d8 | RW6,RW6 | ,@RW6+d8 | RW7,RW6 | ,@RW6+d8 |
| - | MOVW | :MOVW RW0 | MOVW | MOVW RW1 | MOVW | MOVW RW2 | MOVW | MOVW RW3 | MOVW | MOVW RW4 | MOVW | MOVW RW5 | _ | MOVW RW6 | MOVW | MOVW RW7 |
| / + | RW0,RW7 | ,@RW7+d8 | RW1,RW7 | ,@RW7+d8 | RW2,RW7 | ,@RW7+d8 | RW3,RW7 | ,@RW7+d8 | RW4,RW7 | ,@RW7+d8 | RW5,RW7 | ,@RW7+d8 | RW6,RW7 | ,@RW7+d8 | RW7,RW7 | ,@RW7+d8 |
| - | MOVW | MOVW RWO, | MOVW | MOVW RW1, | MOVW | MOVW RW2, | MOVW | MOVW RW3, | MOVW | MOVW RW4, | MOVW | MOVW RW5, MOVW | MOVW | MOVW RW6, | MOVW | MOVW RW7, |
| χο + | RWO,@RW0 | RWO,@RW0: @RW0+d16 | RW1,@RW0 | @RW0+d16 | RW2,@RW0 | @RW0+d16 | RW3,@RW0 | @RW0+d16 | RW4,@RW0 | @RW0+d16 | RW5,@RW0 | @RW0+d16 | @RW0+d16 RW6,@RW0 | @RW0+d16 | RW7,@RW0 | @RW0+d16 |
| - | MOVW | MOVW RWO, | MOVW | MOVW RW1, | MOVW | MOVW RW2, | MOVW | MOVW RW3, | MOVW | MOVW RW4, | MOVW | MOVW RW5, | MOVW | MOVW RW6, | MOVW | MOVW RW7, |
| ი + | RWO,@RW1 | RWO,@RW1: @RW1+d16 | | @RW1+d16 | RW2,@RW1 | @RW1+d16 | RW3,@RW1 | @RW1+d16 | RW4,@RW1 | @RW1+d16 | RW5,@RW1 | @RW1+d16 RW6,@RW1 | RW6,@RW1 | @RW1+d16 | RW7,@RW1 | @RW1+d16 |
| | MOVW | MOVW RWO, | MOVW | MOVW RW1, | MOVW | MOVW RW2, | MOVW | MOVW RW3, | MOVW | MOVW RW4, | MOVW | MOVW RW5, | MOVW | MOVW RW6, | MOVW | MOVW RW7, |
| ¥ + | RWO,@RW2 | RWO,@RW2: @RW2+d16 | RW1,@RW2 | @RW2+d16 | RW2,@RW2 | @RW2+d16 | RW3,@RW2 | @RW2+d16 | RW4,@RW2 | @RW2+d16 | RW5,@RW2 | @RW2+d16 | @RW2+d16 RW6,@RW2 | @RW2+d16 | RW7,@RW2 | @RW2+d16 |
| | MOVW | MOVW RWO, | MOVW | MOVW RW1, | MOVW | MOVW RW2, | MOVW | MOVW RW3, | MOVW | MOVW RW4, | MOVW | MOVW RW5, | MOVW | MOVW RW6, | MOVW | MOVW RW7, |
| മ + | RWO,@RW3 | @RW3+d16 | RW1,@RW3 | @RW3+d16 | RW2,@RW3 | @RW3+d16 | RW3,@RW3 | @RW3+d16 | RW4,@RW3 | @RW3+d16 | RW5,@RW3 | @RW3+d16 | RW6,@RW3 | @RW3+d16 | RW7,@RW3 | @RW3+d16 |
| | MOVW R | R :MOVW RWO, | MOVW R | MOVW RW1, | MOVW R | MOVW RW2, | MOVW R | MOVW RW3, | MOVW R | MOVW RW4, | MOVW R | MOVW RW5, | MOVW R | MOVW Å@R | MOVW R | MOVW Å@R |
| + C | W0,@RW0+ | W0,@RW0+ :@RW0+RW7 | W1,@RW0+ | @RW0+RW7 | W2,@RW0+ | @RW0+RW7 | W3,@RW0+ | @RW0+RW7 | W4,@RW0+ | @RW0+RW7 | W5,@RW0+ | @RW0+RW7 W6,@RW0+ | W6,@RW0+ | @RW0+RW7 | W7,@RW0+ | @RW0+RW7 |
| - | MOVW R | R :MOVW RWO, | MOVW R | MOVW RW1, | MOVW R | MOVW RW2, | MOVW R | : MOVW RW3, | MOVW R | MOVW RW4, | MOVW R | MOVW RW5, | MOVW R | MOVW RW6, | MOVW R | MOVW RW7, |
| л + | W0,@RW1+ | W0,@RW1+ :@RW1+RW7 | W1,@RW1+ | @RW1+RW7 | W2,@RW1+ | @RW1+RW7 | W3,@RW1+ | @RW1+RW7 | W4,@RW1+ | @RW1+RW7 | W5,@RW1+ | @RW1+RW7 W6,@RW1+ | W6,@RW1+ | @RW1+RW7 | W7,@RW1+ | @RW1+RW7 |
| | MOVW R | MOVW RW0 | MOVW R | MOVW RW1 | MOVW R | MOVW RW2 | MOVW R | MOVW RW3 | MOVW R | MOVW RW4 | MOVW R | MOVW RW5 MOVW | MOVW R | MOVW RW6 | MOVW R | MOVW RW7 |
| + | W0,@RW2+ | ,@PC+d16 | | ,@PC+d16 | W2,@RW2+ | ,@PC+d16 | W3,@RW2+ | ,@PC+d16 | W4,@RW2+ | | W5,@RW2+ | ,@PC+d16 | ,@PC+d16 W6,@RW2+ | ,@PC+d16 | W7,@RW2+ | ,@PC+d16 |
| | MOVW R | MOVW R : MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW | MOVW R | MOVW RW |
| + | W0,@RW3+ | 0,addr16 | W1,@RW3+ | 1,addr16 | W2,@RW3+ | 2,addr16 | W3,@RW3+ | 3,addr16 | W4,@RW3+ | 4,addr16 | W5,@RW3+ | 5,addr16 | W6,@RW3+ | 6,addr16 | W7,@RW3+ | 7,addr16 |

Table B.9-18 MOV ea, Ri Instruction (first byte = 7C_H)

| | 00 | 10 | 20 | 30 | 40 | 50 | 09 | 02 | 80 | 06 | A0 | B0 | C0 | D0 | E0 | F0 |
|----------|---------------------|---------------------|--------------|------------------|------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | NOM | MOV @R | MOV | MOV @R | MOV | MOV @R | МОУ | MOV @R | VOM | MOV @R |
| o + | R0,R0 : W0+d8,R0 | W0+d8,R0 | R0,R1 W0+d8, | W0+d8,R1 | R0,R2 | W0+d8,R2 | R0,R3 | W0+d8,R3 | R0,R4 | W0+d8,R4 | R0,R5 | W0+d8,R5 | R0,R6 | W0+d8,R6 | R0,R7 | W0+d8,R7 |
| | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R |
| + | R1,R0 : W1+d8,R0 | W1+d8,R0 | R1,R1 | R1,R1 : W1+d8,R1 | R1,R2 | W1+d8,R2 | R1,R3 | W1+d8,R3 | R1,R4 | W1+d8,R4 | R1,R5 | W1+d8,R5 | R1,R6 | W1+d8,R6 | R1,R7 | W1+d8,R7 |
| | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | МОУ | MOV @R | МОУ | MOV @R | MOV | MOV @R |
| + 5 | R2,R0 : W2+d8,R0 | W2+d8,R0 | R2,R1 | W2+d8,R1 | R2,R2 | W2+d8,R2 | R2,R3 | W2+d8,R3 | R2,R4 | W2+d8,R4 | R2,R5 | W2+d8,R5 | R2,R6 | W2+d8,R6 | R2,R7 | W2+d8,R7 |
| | MOV | MOV @R | | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R |
| e + | R3,R0 : W3+d8,R0 | W3+d8,R0 | R3,R1 | W3+d8,R1 | R3,R2 | W3+d8,R2 | R3,R3 | W3+d8,R3 | R3,R4 | W3+d8,R4 | R3,R5 | W3+d8,R5 | R3,R6 | W3+d8,R6 | R3,R7 | W3+d8,R7 |
| | MOV | MOV @R | MOV | MOV @R | | MOV @R | MOV | MOV @R |
| + 4 | R4,R0 : W4+d8,R0 | W4+d8,R0 | R4,R1 | W4+d8,R1 | R4,R2 | W4+d8,R2 | R4,R3 | W4+d8,R3 | R4,R4 | W4+d8,R4 | R4,R5 | W4+d8,R5 | R4,R6 | W4+d8,R6 | R4,R7 | W4+d8,R7 |
| | MOV | MOV @R | | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R |
| ი + | R5,R0 | R5,R0 : W5+d8,R0 | R5,R1 | W5+d8,R1 | R5,R2 | W5+d8,R2 | R5,R3 | W5+d8,R3 | R5,R4 | W5+d8,R4 | R5,R5 | W5+d8,R5 | R5,R6 | W5+d8,R6 | R5,R7 | W5+d8,R7 |
| | MOV | MOV @R | | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R |
| 9+ | R6,R0 | R6,R0 : W6+d8,R0 | R6,R1 | R6,R1 : W6+d8,R1 | R6,R2 | W6+d8,R2 | R6,R3 | W6+d8,R3 | R6,R4 | W6+d8,R4 | R6,R5 | W6+d8,R5 | R6,R6 | W6+d8,R6 | R6,R7 | W6+d8,R7 |
| | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R | MOV | MOV @R |
| / + | R7,R0 | R7,R0 : W7+d8,R0 | R7,R1 | R7,R1 : W7+d8,R1 | R7,R2 | W7+d8,R2 | R7,R3 | W7+d8,R3 | R7,R4 | W7+d8,R4 | R7,R5 | W7+d8,R5 | R7,R6 | W7+d8,R6 | R7,R7 | W7+d8,R7 |
| | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW |
| ∞ + | @RW0,R0 : 0+d16,R0 | 0+d16,R0 | @RW0,R1 | 0+d16,R1 | @RW0,R2 | 0+d16,R2 | @RW0,R3 | 0+d16,R3 | @RW0,R4 | 0+d16,R4 | @RW0,R5 | 0+d16,R5 | @RW0,R6 | 0+d16,R6 | @RW0,R7 | 0+d16,R7 |
| | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW |
| 6 + | @RW1,R0 | 1+d16,R0 | @RW1,R1 | 1+d16,R1 | @RW1,R2 | 1+d16,R2 | @RW1,R3 | 1+d16,R3 | @RW1,R4 | 1+d16,R4 | @RW1,R5 | 1+d16,R5 | @RW1,R6 | 1+d16,R6 | @RW1,R7 | 1+d16,R7 |
| < + | MOV | MOV @RW | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW |
| 1 | @RW2,R0 | 2+d16,R0 | @RW2,R1 | 2+d16,R1 | @RW2,R2 | 2+d16,R2 | @RW2,R3 | 2+d16,R3 | @RW2,R4 | 2+d16,R4 | @RW2,R5 | 2+d16,R5 | @RW2,R6 | 2+d16,R6 | @RW2,R7 | 2+d16,R7 |
| 4 | MOV | MOV @RW | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW |
| | @RW3,R0 | 3+d16,R0 | @RW3,R1 | 3+d16,R1 | @RW3,R2 | 3+d16,R2 | @RW3,R3 | 3+d16,R3 | @RW3,R4 | 3+d16,R4 | @RW3,R5 | 3+d16,R5 | @RW3,R6 | 3+d16,R6 | @RW3,R7 | 3+d16,R7 |
| (| MOV | MOV @RW | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | MOV | MOV @RW |
| ک + | @RW0+,R0 | @RW0+,R0 : 0+RW7,R0 | @RW0+,R1 | 0+RW7,R1 | @RW0+,R2 | 0+RW7,R2 | @RW0+,R3 | 0+RW7,R3 | @RW0+,R4 | 0+RW7,R4 | @RW0+,R5 | 0+RW7,R5 | @RW0+,R6 | 0+RW7,R6 | @RW0+,R7 | 0+RW7,R7 |
| | MOV | MOV @RW | MOV | MOV @RW | • • • • | MOV @RW | | | | MOV @RW | MOV | MOV @RW | MOV | MOV @RW | | MOV @RW |
| ۲ | @RW1+,R0 : 1+RW7,R0 | 1+RW7,R0 | @RW1+,R1 | 1+RW7,R1 | @RW1+,R2 | 1+RW7,R2 | @RW1+,R3 | 1+RW7,R3 | @RW1+,R4 | 1+RW7,R4 | @RW1+,R5 | 1+RW7,R5 | @RW1+,R6 | 1+RW7,R6 | @RW1+,R7 | 1+RW7,R7 |
| - | MOV | MOV P | | MOV P | MOV | MOV P | MOV | MOV P | MOV | MOV P | MOV | MOV P | MOV | MOV P | MOV | MOV P |
| ⊔ - | @RW2+,R0 : C+d16,R0 | C+d16,R0 | @RW2+,R1 | C+d16,R1 | @RW2+,R2 | C+d16,R2 | @RW2+,R3 | C+d16,R3 | @RW2+,R4 | C+d16,R4 | @RW2+,R5 | C+d16,R5 | @RW2+,R6 | C+d16,R6 | @RW2+,R7 | C+d16,R7 |
| ц + | MOV | MOV a | | MOV a | MOV | MOV a | | MOV a | MOV | MOV a | MOV | MOV a | MOV | моу а | MOV | MOV a |
| = | @RW3+,R0 | ddr16,R0 | @RW3+,R1 | ddr16,R1 | @RW3+,R2 : | ddr16,R2 | @RW3+,R3 | ddr16,R3 | @RW3+,R4 | ddr16,R4 | @RW3+,R5 | ddr16,R5 | @RW3+,R6 | ddr16,R6 | @RW3+,R7 | ddr16,R7 |

Table B.9-19 MOVW ea, Rwi Instruction (first byte = 7D_H)

| + 0 RWO,WW H 1 RW1, RW0 H 2 RW2, RW0 H 3 RW2, RW0 H 4 RW2, RW0 H 4 RW3, RW0 H 5 RW3, RW0 H 6 RW3, RW0 H 6 RW3, RW0 H 6 RW3, RW0 H 7 RW3, RW0 H 7 RW3, RW0 H 8 RW3, RW0 H 8 RW3, RW0 H 9 RW3, RW0 H 18 RW3, RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 | MOVW RW0,RW1 MOVW MOVW RW2,RW1 MOVW | | _ | | 3 | 2 | | , | ₹ | 2 | 8 | 20 | 2 | - |
|--|---|-----------|----------|-----------|----------|-----------|----------|-----------|----------|------------|----------|-----------|----------|-----------|
| THVO RWO CH-48 RWO | RW0,RW1 MOVW RW1,RW1 MOVW RW2,RW1 MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| MOVW | MOVW RW1;RW1 MOVW RW2;RW1 | 0+d8,RW1 | RW0,RW2 | 0+d8,RW2 | RW0,RW3 | 0+d8,RW3 | RW0,RW4 | 0+d8,RW4 | RW0,RW5 | 0+d8,RW5 | RW0,RW6 | 0+d8,RW6 | RW0,RW7 | 0+d8,RW7 |
| RW1,RW0 1+48,RW0 | RW1,RW1 MOVW RW2,RW1 MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 2 MOVW MOVW GRW MOVW GR MOV GR MOVW GR MOVW GR MOVW GR MOVW GR GR MOVW GR GR MOV GR MOVW GR MOVW GR GR MOV GR GR MOV GR MOV GR GR GR MOV GR GR GR MOV GR MOV GR MOV GR GR MO | MOVW RW2,RW1 MOVW | 1+d8,RW1 | RW1,RW2 | 1+d8,RW2 | RW1,RW3 | 1+d8,RW3 | RW1,RW4 | 1+d8,RW4 | RW1,RW5 | 1+d8,RW5 | RW1,RW6 | 1+d8,RW6 | RW1,RW7 | 1+d8,RW7 |
| S | RW2,RW1 MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 3 | MOVW | 2+d8,RW1 | RW2,RW2 | 2+d8,RW2 | RW2,RW3 | 2+d8,RW3 | RW2,RW4 | 2+d8,RW4 | RW2,RW5 | 2+d8,RW5 | RW2,RW6 | 2+d8,RW6 | RW2,RW7 | 2+d8,RW7 |
| A | | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 4 MOVW 6RW 6RW 6RW 6RW 6WW 6W | RW3,RW1 | 3+d8,RW1 | RW3,RW2 | 3+d8,RW2 | RW3,RW3 | 3+d8,RW3 | RW3,RW4 | 3+d8,RW4 | RW3,RW5 | 3+d8,RW5 | RW3,RW6 | 3+d8,RW6 | RW3,RW7 | 3+d8,RW7 |
| 4 RW4,RW0 4446,RW0 5 MOVW BRW 6 MOVW MOVW 6448,RW0 7 RW7,RW0 7448,RW0 8 GRWG,RW0 APW 9 GRWG,RW0 APW 10 MOVW GRWG | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 5 RW5.RW0 BAWW BAWW BAWW BAWW BAWW BAWW BAWW BA | RW4,RW1 | 4+d8,RW1 | RW4,RW2 | 4+d8,RW2 | RW4,RW3 | 4+d8,RW3 | RW4,RW4 | 4+d8,RW4 | RW4,RW5 | 4+d8,RW5 | RW4,RW6 | 4+d8,RW6 | RW4,RW7 | 4+d8,RW7 |
| B | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 6 HWG RWU G-HWU G- | RW5,RW1 | 5+d8,RW1 | RW5,RW2 | 5+d8,RW2 | RW5,RW3 | 5+d8,RW3 | RW5,RW4 | 5+d8,RW4 | RW5,RW5 | 5+d8,RW5 | RW5,RW6 | 5+d8,RW6 | RW5,RW7 | 5+d8,RW7 |
| MOVW MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW |
| 7 RW7-RW0 MOVW @RW0 8 @RW1, RW0 HW0 MOVW @RW1 9 @RW1, RW0 HW1 HW0 HW16, RW0 MOVW MOVW @RW2 A @RW1, RW0 MOVW @RW2 MOVW @ MOVW @RW3 C RW0, RW0 MOVW @RW3 C RW0, RW0 MOVW @RW1 D RW1, RW0 HW7, RW0 MOVW @ MOVW @RW7, RW0 MOVW @ MOVW @RW7, RW0 E RW2, RW0 GIGRW0 E RW2, RW0 GIGRW0 E RW2, RW0 GIGRW0 E RW2, RW0 GIGRW0 I WOWW @ MOVW @RW7, RW0 MOVW @ MOVW @RW7, RW0 I WOWW @ MOVW @ROW GIGRW0 I WOWW @ MOWW @ROW GIGRW0 I WOWW @ MOVW @ROW GIGRW0 I WOWW @ MOVW @ MOVW @ROW GIGRW0 I WOW @ MOVW @ MOVW @ROW GIGRW0 I WOWW @ MOVW @ MOVW @ROW GIGRW0 I WOW @ MOVW @ MOVW @ROW GIGRW0 I WOWW @ MOVW @ MOVW @ROW GIGRW0 I WOW W WOW W WOW GIGRW0 I WOW | RW6,RW1 | 6+d8,RW1 | RW6,RW2 | 6+d8,RW2 | RW6,RW3 | 6+d8,RW3 | RW6,RW4 | 6+d8,RW4 | RW6,RW5 | 6+d8,RW5 | RW6,RW6 | 6+d8,RW6 | RW6,RW7 | 6+d8,RW7 |
| MOVW | MOVW | MOVW @RW | MOVW | MOVW @RW | MOVW | MOVW @RW | WOVW | MOVW @RW | WOVW | MOVW @RW | WOVW | MOVW @RW | WOVW | MOVW @RW |
| 8 MOVW MOVW GRW0 9 GRWI RW0 +d16.RW0 MOVW MOVW GRWZ MOVW GRWZ A GRWZ RW0 +d16.RW0 MOVW MOVW GRWZ +d16.RW0 MOVW GRWY-RW0 +d16.RW0 MOVW GRWY-RW0 +RWZ-RW0 MOVW GRWY-RW0 +RWZ-RW0 MOVW GRWY-RW0 HRWZ-RW0 MOVW GRWY-RW0 HRWZ-RW0 MOVW GRWZ-RW0 G16.RW0 MOVW G16.RW0 G16.RW0 | RW7,RW1 | 7+d8,RW1 | RW7,RW2 | 7+d8,RW2 | RW7,RW3 | 7+d8,RW3 | RW7,RW4 | 7+d8,RW4 | RW7,RW5 | 7+d8,RW5 | RW7,RW6 | 7+d8,RW6 | RW7,RW7 | 7+d8,RW7 |
| G GRW0, RW0 +d16, RW0 WOVW GRW1 +d16, RW0 WOVW GRW2, RW0 +d16, RW0 WOVW GRW3, RW0 +d16, RW0 WOVW GRW0 +RW7, RW0 WOVW GRW1 +RW1 WOVW GRW1 WOVW GRW1 +RW1 WOVW GRW1 +RW1 WOVW GRW1 +R | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 | MOVW | MOVW @RW0 |
| MOVW | @RW0,RW1 | +d16,RW1 | @RW0,RW2 | +d16,RW2 | @RW0,RW3 | +d16,RW3 | @RW0,RW4 | +d16,RW4 | @RW0,RW5 | +d16,RW5 | @RW0,RW6 | +d16,RW6 | @RW0,RW7 | +d16,RW7 |
| GRW1,RW0 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 | MOVW | MOVW @RW1 |
| A MOVW MOVW @RW2 B @RW2,RW0 HOVW @RW9 C RW0-,RW0 HOVW @RW0 C RW0-,RW0 HOVW @RW7,RW0 D RW1-,RW0 HOVW @RW1,RW0 D RW1-,RW0 MOVW @RW1,RW0 D RW1-,RW0 MOVW @RW1,RW0 E HW2-,RW0 GIG-RW0 E HW2-,RW0 GIG-RW0 | | +d16,RW1 | @RW1,RW2 | +d16,RW2 | @RW1,RW3 | +d16,RW3 | @RW1,RW4 | +d16,RW4 | @RW1,RW5 | +d16,RW5 | @RW1,RW6 | +d16,RW6 | @RW1,RW7 | +d16,RW7 |
| GRW2,RW0 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 | MOVW | MOVW @RW2 |
| MOVW | @RW2,RW1 | +d16,RW1 | @RW2,RW2 | +d16,RW2 | @RW2,RW3 | +d16,RW3 | @RW2,RW4 | +d16,RW4 | @RW2,RW5 | +d16,RW5 | @RW2,RW6 | +d16,RW6 | @RW2,RW7 | +d16,RW7 |
| © © RW03,RW0 +d16,RW0 C RW0-,RW0 +RW7,RW0 MOVW @ MOVW @RWY D RW1-,RW0 +RW7,RW0 MOVW @ MOVW @PC+ E RW2-,RW0 d16,RW0 | MOVW | MOVW @RW3 | MOVW | | MOVW | MOVW @RW3 | MOVW | MOVW @RW3 | MOVW | MOVW @RW3 | MOVW | MOVW @RW3 | MOVW | MOVW @RW3 |
| C RW0-,RW0 (MOVW (RW7,RW0 MOVW (RW7,RW0 RW1-,RW0 (RW7,RW0 MOVW (| | +d16,RW1 | @RW3,RW2 | | @RW3,RW3 | +d16,RW3 | @RW3,RW4 | +d16,RW4 | | +d16,RW5 | @RW3,RW6 | +d16,RW6 | @RW3,RW7 | +d16,RW7 |
| C RW6,RW0 +RW7,RW0 MOVW @ MOVW @RW7,RW0 MOVW @ MOVW @PC+ E RW2,RW0 d16,RW0 | MOVW @ | MOVW @RW0 | MOVW @ | MOVW @RW0 | MOVW @ | MOVW @RW0 | MOWW @ | MOVW @RW0 | MOVW @ | MOVW @RW0 | MOVW @ | MOVW @RW0 | MOVW @ | MOVW @RW0 |
| MOVW @ MOVW @RW1 RW1+RW0 +RW7,RW0 MOVW @ MOVW @PC+ RW2+RW0 d16,RW0 | RW0+,RW1 | +RW7,RW1 | RW0+,RW2 | +RW7,RW2 | RW0+,RW3 | +RW7,RW3 | RW0+,RW4 | | RW0+,RW5 | +RW7,RW5 | RW0+,RW6 | +RW7,RW6 | RW0+,RW7 | +RW7,RW7 |
| D RW1+,RW0 +RW7,RW0 MOVW @ MOVW @PC+ E RW2+,RW0 d16,RW0 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 | MOVW @ | MOVW @RW1 |
| E RW2+,RW0 d16,RW0 | RW1+,RW1 | +RW7,RW1 | RW1+,RW2 | +RW7,RW2 | RW1+,RW3 | +RW7,RW3 | RW1+,RW4 | +RW7,RW4 | RW1+,RW5 | +RW7,RW5 | RW1+,RW6 | +RW7,RW6 | RW1+,RW7 | +RW7,RW7 |
| E RW2+.RW0 : d16.RW0 | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ | MOVW @ | MOVW @PC+ |
| | RW2+,RW1 | d16,RW1 | RW2+,RW2 | | RW2+,RW3 | d16,RW3 | RW2+,RW4 | d16,RW4 | RW2+,RW5 | d16,RW5 | RW2+,RW6 | | RW2+,RW7 | d16,RW7 |
| MOVW @ : MOVW addr | MOVW @ | MOVW addr | MOVW @ | MOVW addr | MOVW @ | MOVW addr | MOVW @ | MOVW addr | MOVW @ | :MOVW addr | MOVW @ | MOVW addr | MOVW @ | MOVW addr |
| + F RW3+,RW0 16,RW0 F | RW3+,RW1 | 16,RW1 | RW3+,RW2 | 16,RW2 | RW3+,RW3 | 16,RW3 | RW3+,RW4 | 16,RW4 | RW3+,RW5 | 16,RW5 | RW3+,RW6 | 16,RW6 | RW3+,RW7 | 16,RW7 |

Table B.9-20 XCH Ri, ea Instruction (first byte = $7E_H$)

| XCH XCH ROH ROH <th>10</th> <th>20</th> <th>90</th> <th>40</th> <th>20</th> <th>09</th> <th>70</th> <th>80</th> <th>06</th> <th>0V</th> <th>B0</th> <th>8</th> <th>00</th> <th>E0</th> <th>9</th> | 10 | 20 | 90 | 40 | 20 | 09 | 70 | 80 | 06 | 0 V | B0 | 8 | 00 | E0 | 9 |
|---|----------|----------|----------|----------|----------|----------|----------|----------|----------|------------|-----------|----------|----------|----------|----------|
| XCH CAH CAH <th></th> <th>ХСН</th> <th></th> <th>ХСН</th> <th>XCH R2,</th> <th>хсн</th> <th>хсн вз,</th> <th>хсн</th> <th>XCH R4,</th> <th>ХСН</th> <th>XCH R5,</th> <th>ХСН</th> <th>XCH R6,</th> <th>хсн</th> <th>XCH R7,</th> | | ХСН | | ХСН | XCH R2, | хсн | хсн вз, | хсн | XCH R4, | ХСН | XCH R5, | ХСН | XCH R6, | хсн | XCH R7, |
| XCH XCH RCH RCH <td></td> <td>R1,R0</td> <td>@RW0+d8</td> <td>R2,R0</td> <td>@RW0+d8</td> <td>R3,R0</td> <td>@RW0+d8</td> <td>R4,R0</td> <td>@RW0+d8</td> <td>R5,R0</td> <td>@RW0+d8</td> <td>R6,R0</td> <td>@RW0+d8</td> <td>R7,R0</td> <td>@RW0+d8</td> | | R1,R0 | @RW0+d8 | R2,R0 | @RW0+d8 | R3,R0 | @RW0+d8 | R4,R0 | @RW0+d8 | R5,R0 | @RW0+d8 | R6,R0 | @RW0+d8 | R7,R0 | @RW0+d8 |
| XCH CH RI,RI GRWI+d8 RI,RI GRWI+d8 RE,RI XCH KCH KCH KCH KCH KCH KCH XCH < | XCH R0, | XCH | | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | NOTW R7, |
| XCH NCH NCH <td>@RW1+d8</td> <td>R1,R1</td> <td>@RW1+d8</td> <td>R2,R1</td> <td>@RW1+d8</td> <td>R3,R1</td> <td>@RW1+d8</td> <td>R4,R1</td> <td>@RW1+d8</td> <td>R5,R1</td> <td>@RW1+d8</td> <td>R6,R1</td> <td>@RW1+d8</td> <td>R7,R1</td> <td>@RW1+d8</td> | @RW1+d8 | R1,R1 | @RW1+d8 | R2,R1 | @RW1+d8 | R3,R1 | @RW1+d8 | R4,R1 | @RW1+d8 | R5,R1 | @RW1+d8 | R6,R1 | @RW1+d8 | R7,R1 | @RW1+d8 |
| XCH NCH RI,RZ GRWZ+d8 RR,RZ XCH XCH XCH RCH R | XCH R0, | XOH | | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XOH | XCH R7, |
| XCH XCH RCH RCH <td></td> <td>R1,R2</td> <td>@RW2+d8</td> <td>R2,R2</td> <td>@RW2+d8</td> <td>R3,R2</td> <td>@RW2+d8</td> <td>R4,R2</td> <td>@RW2+d8</td> <td>R5,R2</td> <td>@RW2+d8</td> <td>R6,R2</td> <td>@RW2+d8</td> <td>R7,R2</td> <td>@RW2+d8</td> | | R1,R2 | @RW2+d8 | R2,R2 | @RW2+d8 | R3,R2 | @RW2+d8 | R4,R2 | @RW2+d8 | R5,R2 | @RW2+d8 | R6,R2 | @RW2+d8 | R7,R2 | @RW2+d8 |
| XCH NCH NCH RPLR3 ©RW3-468 RPLR3 CRW3-468 RPLR4 RPLR4 <th< th=""><td></td><td></td><td>XCH R1,</td><td>XCH</td><td>XCH R2,</td><td>XCH.</td><td>XCH R3,</td><td>XCH</td><td>XCH R4,</td><td>XCH</td><td>XCH R5,</td><td>XC.</td><td>XCH R6,</td><td>XCH</td><td>NOTW R7,</td></th<> | | | XCH R1, | XCH | XCH R2, | XCH. | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XC. | XCH R6, | XCH | NOTW R7, |
| XCH XCH ROH ACH ROH ROH <td></td> <td></td> <td>@RW3+d8</td> <td>R2,R3</td> <td>@RW3+d8</td> <td>R3,R3</td> <td>@ RW3+d8</td> <td>R4,R3</td> <td>@RW3+d8</td> <td>R5,R3</td> <td>@RW3+d8</td> <td>R6,R3</td> <td>@RW3+d8</td> <td>R7,R3</td> <td>@RW3+d8</td> | | | @RW3+d8 | R2,R3 | @RW3+d8 | R3,R3 | @ RW3+d8 | R4,R3 | @RW3+d8 | R5,R3 | @RW3+d8 | R6,R3 | @RW3+d8 | R7,R3 | @RW3+d8 |
| KCH CH FILAR ©RW4446 R2.R4 KCH KC | XCH R0, | | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCF | XCH R6, | XCH | NOTW R7, |
| XCH XCH RCH RCH <td> @B</td> <td>R1,R4</td> <td>@RW4+d8</td> <td>R2,R4</td> <td>@RW4+d8</td> <td>R3,R4</td> <td>@RW4+d8</td> <td>R4,R4</td> <td>@RW4+d8</td> <td>R5,R4</td> <td>@RW4+d8</td> <td>R6,R4</td> <td>@RW4+d8</td> <td>R7,R4</td> <td>@RW4+d8</td> | @B | R1,R4 | @RW4+d8 | R2,R4 | @RW4+d8 | R3,R4 | @RW4+d8 | R4,R4 | @RW4+d8 | R5,R4 | @RW4+d8 | R6,R4 | @RW4+d8 | R7,R4 | @RW4+d8 |
| XCH RO,RS RPL,RS @RW5-468 RPL,RS XCH KCH KCH KCH RCH | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH NCH NCH NCH NCH RI, RG RPH RCH RCH< | | R1,R5 | @RW5+d8 | R2,R5 | @RW5+d8 | R3,R5 | @RW5+d8 | R4,R5 | @RW5+d8 | R5,R5 | @RW5+d8 | R6,R5 | @RW5+d8 | R7,R5 | @RW5+d8 |
| KCH NCH RI,RG GRWG+d8 R2,RG XCH XCH XCH R1,R7 GRW7+d8 R2,R7 XCH XCH XCH R1,R7 GRW7+d8 R2,R7 XCH XCH XCH XCH R1,GRW0 R2,GRW0 XCH XCH XCH XCH R2,GRW1 XCH XCH XCH XCH XCH XCH XCH XCH XCH R2,GRW3 XCH XCH XCH XCH XCH XCH XCH XCH XCH XCH XCH XCH XCH < | XCH R0, | | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | ¥0. | XCH R6, | XOH | XCH R7, |
| XCH XCH ROH ROH <td>@RW6+d8</td> <td></td> <td>@RW6+d8</td> <td>R2,R6</td> <td>@RW6+d8</td> <td>R3,R6</td> <td>@ RW6+d8</td> <td>R4,R6</td> <td>@RW6+d8</td> <td>R5,R6</td> <td>@ RW6+d8</td> <td>R6,R6</td> <td>@RW6+d8</td> <td>R7,R6</td> <td>@RW6+d8</td> | @RW6+d8 | | @RW6+d8 | R2,R6 | @RW6+d8 | R3,R6 | @ RW6+d8 | R4,R6 | @RW6+d8 | R5,R6 | @ RW6+d8 | R6,R6 | @RW6+d8 | R7,R6 | @RW6+d8 |
| KCH KCH RCH RCH <td></td> <td>:</td> <td>XCH R1,</td> <td>XCH</td> <td>XCH R2,</td> <td>XCH</td> <td>XCH R3,</td> <td>XCH</td> <td>XCH R4,</td> <td>XCH</td> <td>XCH R5,</td> <td>XCH</td> <td>XCH R6,</td> <td>XCH</td> <td>XCH R7,</td> | | : | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH ROH XCH ROH ROH <td>@RW7+d8</td> <td>R1,R7</td> <td>@RW7+d8</td> <td>R2,R7</td> <td>@RW7+d8</td> <td>R3,R7</td> <td>@RW7+d8</td> <td>R4,R7</td> <td>@RW7+d8</td> <td>R5,R7</td> <td>: @RW7+d8</td> <td>R6,R7</td> <td>@RW7+d8</td> <td>R7,R7</td> <td>@RW7+d8</td> | @RW7+d8 | R1,R7 | @RW7+d8 | R2,R7 | @RW7+d8 | R3,R7 | @RW7+d8 | R4,R7 | @RW7+d8 | R5,R7 | : @RW7+d8 | R6,R7 | @RW7+d8 | R7,R7 | @RW7+d8 |
| KCH ROLGERWO GFRWO-d16 R1.0FRWO GFRWO-d16 R2.0FRWO KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH R1.0FRWZ W2-416.A R2.0FRWZ KCH KCH KCH KCH KCH R1.0FRWZ W2-416.A R2.0FRWZ KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH KCH R2.0FRWJ KCH KCH KCH KCH R2.0FRWJ KCH KCH KCH KCH R2.0FRWJ KCH KCH KCH KCH KCH KCH KCH KCH RCH R2.0FRWJ KCH KCH KCH RCH RC.0FRWJ KCH KCH KCH KCH KCH KCH KCH KCH | | | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH ROH XCH RI, ©RWI XCH XCH </th <td>@RW0+d16</td> <td>R1,@RW0</td> <td>@RW0+d16</td> <td>R2,@RW0</td> <td>@RW0+d16</td> <td></td> <td>@RW0+d16</td> <td>R4,@RW0</td> <td>@RW0+d16</td> <td>R5,@RW0</td> <td>@RW0+d16</td> <td>R6,@RW0</td> <td>@RW0+d16</td> <td>R7,@RW0</td> <td>@RW0+d16</td> | @RW0+d16 | R1,@RW0 | @RW0+d16 | R2,@RW0 | @RW0+d16 | | @RW0+d16 | R4,@RW0 | @RW0+d16 | R5,@RW0 | @RW0+d16 | R6,@RW0 | @RW0+d16 | R7,@RW0 | @RW0+d16 |
| KCH KCH RI,®RWI GRWI+d16 RI,@RWI CRM RI, GRWI KCH RI, GRWI | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH RO, XCH RI, ©RW2 XCH RI, ©RW2 XCH XCH RO, ©RW2 XCH RI, ©RW2 RCH RI, ©RW3 XCH XCH RO, ©RW3-4016 RI, ©RW3-4016 RZ, ©RW3 RZ, ©RW3-4016 RZ, ©RW3 XCH XCH XCH XCH XCH XCH RQ, WCH XCH XCH RO, ©RW0-RW7 RI, ©RW0-RW7 RZ, ©RW0-RW7 RZ, ©RW0-RW7 XCH XCH XCH XCH XCH RZ, ©RW1+ RO, ©RW1+ @RW1-RW7 RI, ©RW1+ @RW1+RW7 RZ, ©RW1+ XCH XCH XCH RCH RCH XCH XCH RCH RCH RCH RO, ©RW1+ @RW1-RW7 RCH RCH RCH RO, ©RW2+ @CH RI, ©RW2+ RCH RCH RCH RO, WA RCH | @RW1+d16 | @RW1 | @RW1+d16 | R2,@RW1 | @RW1+d16 | R3,@RW1 | @RW1+d16 | R4,@RW1 | @RW1+d16 | R5,@RW1 | @RW1+d16 | R6,@RW1 | @RW1+d16 | R7,@RW1 | @RW1+d16 |
| KCH RD,@RNZ W2+d16.A R1,@RNZ W2+d16.A R2,@RNZ XCH XCH KCH R1, GRM3 GRM3+d16 R2,@RNZ XCH XCH XCH R1, GRM3+d16 R2,@RNZ XCH XCH XCH R1, XCH XCH XCH XCH R1, XCH XCH XCH XCH R1, GRW3+RV7 XCH XCH R1, GRW3+RV7 R2, GRW4+ RO, GRW1 GRW1+RV7 R1, GRW1+RV7 R2, GRW1+ XCH XCH XCH R2, GRW1+ RO, GRW2+ GPC-d16 R1, GRW2+ GPC-d16 R2, GRW2+ RCH XCH XCH XCH R2, GRW2+ | XCH R0, | | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH RO, XCH RI, ©RW3 XCH RI, ©RW3 CH RI, ©RW3 CH RI, ©RW3 CH RI, ©RW3 CH RI, | | R1,@RW2 | W2+d16,A | R2,@RW2 | W2+d16,A | ,@RW2 | W2+d16,A | R4,@RW2 | W2+d16,A | R5,@RW2 | W2+d16,A | R6,@RW2 | W2+d16,A | R7,@RW2 | W2+d16,A |
| RO,@RW3 @RW3+d16 R1,@RW3 @RW3+d16 R2,@RW3 XCH XCH R0 R1, XCH R1, XCH XCH R0 R1, RW1+RW7 R2,@RW1+ R0,@RW1+ @RW1+RW7 R1,@RW1+ @RW1+RW7 R2,@RW1+ XCH XCH XCH R1,@RW1+ R2,@RW1+ XCH XCH XCH R1,@RW1+ R2,@RW1+ R0,@RW2+ @PO-d16 R1,@RW2+ R2,@RW2+ RCH XCH XCH R2,@RW2+ | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH ROH XCH R1, XCH XCH RCH RCH </th <td></td> <td>R1,@RW3</td> <td>@RW3+d16</td> <td>R2,@RW3</td> <td>±</td> <td>R3,@RW3</td> <td>@RW3+d16</td> <td>R4,@RW3</td> <td>@RW3+d16</td> <td>R5,@RW3</td> <td>@RW3+d16</td> <td>R6,@RW3</td> <td>@RW3+d16</td> <td>R7,@RW3</td> <td>#</td> | | R1,@RW3 | @RW3+d16 | R2,@RW3 | ± | R3,@RW3 | @RW3+d16 | R4,@RW3 | @RW3+d16 | R5,@RW3 | @RW3+d16 | R6,@RW3 | @RW3+d16 | R7,@RW3 | # |
| RO, @RW0+ @RW0+RW7 R1, @RW0+ @RW0+RW7 R2, @RW0+ XCH XCH XCH R1, RW1+ XCH R1, RH RO, @RW1+RW7 BR1, BRW1+ BRW1+RW7 R2, BRW1+ R2, BRW1+ XCH XCH R1, BRW1+ XCH XCH R0, GRW2+ BPC+d16 R1, BRW2+ BPC+d16 R2, BRW2+ XCH XCH XCH XCH XCH | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH R0, XCH R1, XCH R0,@RW1+ @RW1+RW7 R1,@RW1+ @RW1+RW7 R2,@RW1+ XCH XCH XCH XCH XCH R0,@RW2+ @PC+d16 R1,@RW2+ @PC+d16 R2,@RW2+ XCH XCH XCH R2,@RW2+ | @RW0+RW7 | R1,@RW0+ | @RW0+RW7 | R2,@RW0+ | @RW0+RW7 | R3,@RW0+ | @RW0+RW7 | R4,@RW0+ | @RW0+RW7 | R5,@RW0+ | @RW0+RW7 | R6,@RW0+ | @RW0+RW7 | R7,@RW0+ | @RW0+RW7 |
| R0.@RWI+ @RWI+RW7 R1,@RWI+ @RWI+RW7 R2,@RWI+ XCH XCH XCH R1, XCH R0,@RW2+ @PC+d16 R1,@RW2+ @PC+d16 R2,@RW2+ XCH XCH XCH R1, XCH | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XOH | XCH R4, | XCH | XCH R5, | XOX. | XCH R6, | XCH | XCH R7, |
| XCH XCH R0, XCH R1, XCH R1, XCH R1, XCH R2, RNZ+ R0,@RWZ+ @PC+d16 R1, RNZ+ R2, RNZ+ RX XCH XCH R0, XCH R1, XCH R1, | @RW1+RW7 | R1,@RW1+ | @RW1+RW7 | R2,@RW1+ | @RW1+RW7 | R3,@RW1+ | @RW1+RW7 | R4,@RW1+ | @RW1+RW7 | R5,@RW1+ | @RW1+RW7 | R6,@RW1+ | @RW1+RW7 | R7,@RW1+ | @RW1+RW7 |
| R0,@RW2+ @PC+d16 R1,@RW2+ @PC+d16 R2,@RW2+ XCH XCH R1, XCH R1, | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| XCH XCH R0, XCH R1, XCH | @PC+d16 | R1,@RW2+ | @PC+d16 | R2,@RW2+ | 꾸 | R3,@RW2+ | | R4,@RW2+ | .+ | R5,@RW2+ | + | R6,@RW2+ | @PC+d16 | R7,@RW2+ | @PC+d16 |
| | XCH R0, | XCH | XCH R1, | XCH | XCH R2, | XCH | XCH R3, | XCH | XCH R4, | XCH | XCH R5, | XCH | XCH R6, | XCH | XCH R7, |
| + F R0,@RW3+ addr16 R1,@RW3+ addr16 R2,@RW3+ | addr16 | R1,@RW3+ | addr16 | R2,@RW3+ | addr16 | R3,@RW3+ | addr16 | R4,@RW3+ | addr16 | R5,@RW3+ | addr16 | R6,@RW3+ | addr16 | R7,@RW3+ | addr16 |

Table B.9-21 XCHW RWi, ea Instruction (first byte = 7F_H)

| | 00 | 10 | 20 | 30 | 40 | 50 | 09 | 70 | 80 | 06 | 90 | B0 | 8 | 0 | E0 | Р0 |
|---------------|----------|------------|----------|------------|----------|-----------|----------|-----------|-----------------|-----------|----------|-----------------|----------|-----------------|----------|-----------|
| - | хснм | XCHW RW0, | хснм | XCHW RW1, | хснм | XCHW RW2, | хснм | XCHW RW3, | хснм | XCHW RW4, | хснм | XCHW RW5, | XCHW | XCHW RW6, | хснм | XCHW RW7, |
| o + | RWO,RWO | @RW0+d8 | RW1,RW0 | @RW0+d8 | RW2,RW0 | @RW0+d8 | RW3,RW0 | @RW0+d8 | RW4,RW0 | @RW0+d8 | RW5,RW0 | @RW0+d8 | RW6,RW0 | @RW0+d8 | RW7,RW0 | @RW0+d8 |
| - | хснм | XCHW RW0, | $\hat{}$ | XCHW RW1, | хснм | XCHW RW2, | XCHW | XCHW RW3, | хснм | XCHW RW4, | XCHW | XCHW RW5, | хснм | XCHW RW6, | XCHW | XCHW RW7, |
| - | RW0,RW1 | @RW1+d8 | RW1,RW1 | @RW1+d8 | RW2,RW1 | @RW1+d8 | RW3,RW1 | @RW1+d8 | RW4,RW1 @RW1+d8 | @RW1+d8 | RW5,RW1 | RW5,RW1 @RW1+d8 | RW6,RW1 | RW6,RW1 @RW1+d8 | RW7,RW1 | @RW1+d8 |
| | XCHW | :XCHW RW0, | XCHW | XCHW RW1, | хснм | XCHW RW2, | XCHW | XCHW RW3, | хснм | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| N + | RW0,RW2 | @RW2+d8 | RW1,RW2 | @RW2+d8 | RW2,RW2 | @RW2+d8 | RW3,RW2 | @RW2+d8 | RW4,RW2 | @RW2+d8 | RW5,RW2 | @RW2+d8 | RW6,RW2 | @RW2+d8 | RW7,RW2 | @RW2+d8 |
| | хснм | XCHW RW0, | XCHW | XCHW RW1, | ХСНМ | XCHW RW2, | XCHW | XCHW RW3, | хснм | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| n + | RW0,RW3 | @RW3+d8 | RW1,RW3 | @RW3+d8 | RW2,RW3 | @RW3+d8 | RW3,RW3 | @RW3+d8 | RW4,RW3 | @RW3+d8 | RW5,RW3 | @RW3+d8 | RW6,RW3 | @RW3+d8 | RW7,RW3 | @RW3+d8 |
| _ | хснм | XCHW RW0, | XCHW | XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | | XCHW | XCHW RW7, |
| + 4 | RW0,RW4 | @RW4+d8 | RW1,RW4 | @RW4+d8 | RW2,RW4 | @RW4+d8 | RW3,RW4 | @RW4+d8 | RW4,RW4 | @RW4+d8 | RW5,RW4 | @RW4+d8 | RW6,RW4 | @RW4+d8 | RW7,RW4 | @RW4+d8 |
| | хснм | :XCHW RW0, | XCHW | XCHW RW1, | хснм | XCHW RW2, | XCHW | | хснм | | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| ¢ + | RW0,RW5 | @RW5+d8 | RW1,RW5 | @RW5+d8 | RW2,RW5 | @RW5+d8 | RW3,RW5 | @RW5+d8 | RW4,RW5 | @RW5+d8 | RW5,RW5 | @RW5+d8 | RW6,RW5 | @RW5+d8 | RW7,RW5 | @RW5+d8 |
| | XCHW | XCHW RW0, | XCHW | XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| 9+ | RW0,RW6 | @RW6+d8 | RW1,RW6 | @RW6+d8 | RW2,RW6 | @RW6+d8 | RW3,RW6 | @RW6+d8 | RW4,RW6 | @RW6+d8 | RW5,RW6 | @RW6+d8 | RW6,RW6 | @RW6+d8 | RW7,RW6 | @RW6+d8 |
| - | XCHW | XCHW RW0, | XCHW | XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | хснм | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| /+ | RW0,RW7 | :@RW7+d8 | RW1,RW7 | :@RW7+d8 | RW2,RW7 | @RW7+d8 | RW3,RW7 | @RW7+d8 | RW4,RW7 | @RW7+d8 | RW5,RW7 | :@RW7+d8 | RW6,RW7 | :@RW7+d8 | RW7,RW7 | @RW7+d8 |
| | XCHW | XCHW RW0, | XCHW | XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| » + | RW0,@RW0 | :@RW0+d16 | RW1,@RW0 | @RW0+d16 | RW2,@RW0 | @RW0+d16 | RW3,@RW0 | @RW0+d16 | RW4,@RW0 | @RW0+d16 | RW5,@RW0 | @RW0+d16 | RW6,@RW0 | @RW0+d16 | RW7,@RW0 | @RW0+d16 |
| | XCHW | :XCHW RW0, | XCHW | :XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| 6+ | RW0,@RW1 | @RW1+d16 | RW1,@RW1 | @RW1+d16 | RW2,@RW1 | @RW1+d16 | RW3,@RW1 | @RW1+d16 | RW4,@RW1 | @RW1+d16 | RW5,@RW1 | @RW1+d16 | RW6,@RW1 | @RW1+d16 | RW7,@RW1 | @RW1+d16 |
| | XCHW | :XCHW RW0, | XCHW | XCHW RW1, | XCHW | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| ∢ | RW0,@RW2 | @RW2+d16 | RW1,@RW2 | @RW2+d16 | RW2,@RW2 | @RW2+d16 | RW3,@RW2 | @RW2+d16 | RW4,@RW2 | @RW2+d16 | RW5,@RW2 | @RW2+d16 | RW6,@RW2 | @RW2+d16 | RW7,@RW2 | @RW2+d16 |
| | XCHW | XCHW RW0, | XCHW | XCHW RW1, | хснм | XCHW RW2, | XCHW | XCHW RW3, | XCHW | XCHW RW4, | XCHW | XCHW RW5, | XCHW | XCHW RW6, | XCHW | XCHW RW7, |
| n + | RW0,@RW3 | @RW3+d16 | RW1,@RW3 | @RW3+d16 | RW2,@RW3 | @RW3+d16 | RW3,@RW3 | @RW3+d16 | RW4,@RW3 | @RW3+d16 | RW5,@RW3 | @RW3+d16 | RW6,@RW3 | @RW3+d16 | RW7,@RW3 | @RW3+d16 |
| (| XCHW R | XCHW RW0, | XCHW R | XCHW RW1, | XCHW R | XCHW RW2, | XCHW R | XCHW RW3, | XCHW R | XCHW RW4, | XCHW R | XCHW RW5, | XCHW R | XCHW RW6, | XCHW R | XCHW RW7, |
| ၁ + | W0,@RW0+ | @RW0+RW7 | W1,@RW0+ | @RW0+RW7 | W2,@RW0+ | @RW0+RW7 | W3,@RW0+ | @RW0+RW7 | W4,@RW0+ | @RW0+RW7 | W5,@RW0+ | @RW0+RW7 | W6,@RW0+ | @RW0+RW7 | W7,@RW0+ | @RW0+RW7 |
| | XCHW R | | XCHW R | XCHW RW1, | XCHW R | XCHW RW2, | XCHW R | XCHW RW3, | XCHW R | XCHW RW4, | XCHW R | XCHW RW5, | XCHW R | XCHW RW6, | XCHW R | XCHW RW7, |
| 4 D | WO,@RW1+ | @RW1+RW7 | W1,@RW1+ | @RW1+RW7 | W2,@RW1+ | @RW1+RW7 | W3,@RW1+ | @RW1+RW7 | W4,@RW1+ | @RW1+RW7 | W5,@RW1+ | @RW1+RW7 | W6,@RW1+ | @RW1+RW7 | W7,@RW1+ | @RW1+RW7 |
| I. | XCHW R | XCHW RW0, | XCHW R | XCHW RW1, | XCHW R | XCHW RW2, | XCHW R | XCHW RW3, | XCHW R | XCHW RW4, | XCHW R | XCHW RW5, | XCHW R | XCHW RW6, | XCHW R | XCHW RW7, |
| + | WO,@RW2+ | | W1,@RW2+ | @PC+d16 | W2,@RW2+ | @PC+d16 | W3,@RW2+ | @PC+d16 | W4,@RW2+ | @PC+d16 | W5,@RW2+ | @PC+d16 | W6,@RW2+ | @PC+d16 | W7,@RW2+ | @PC+d16 |
| L | XCHW R | XCHW RW0, | XCHW R | XCHW RW1, | XCHW R | XCHW RW2, | XCHW R | XCHW RW3, | XCHW R | XCHW RW4, | XCHW R | XCHW RW5, | XCHW R | XCHW RW6, | XCHW R | XCHW RW7, |
| ∟ † | WO,@RW3+ | addr16 | W1,@RW3+ | addr16 | W2,@RW3+ | addr16 | W3,@RW3+ | addr16 | W4,@RW3+ | addr16 | W5,@RW3+ | addr16 | W6,@RW3+ | addr16 | W7,@RW3+ | addr16 |

The index follows on the next page.

This is listed in alphabetic order.

Index

| Numerics | | baud rate determined using dedicated baud rate | |
|---|-------|---|-------------|
| 16-bit free-running timer register | .268 | generator | |
| 16-bit reload register (TMRLR0/TMRHR0, | | baud rate determined using external clock | 355 |
| TMRLR1/TMRHR1) | .246 | baud rate determined using internal timer | 0.50 |
| 16-bit reload timer interrupt | .247 | (16-bit reload timer) | |
| 16-bit reload timer interrupt and EI2OS | .236 | bidirectional communication function | |
| 16-bit reload timer pin | . 239 | block diagram | |
| 16-bit reload timer register | .240 | block diagram of 16-bit reload timer | |
| 16-bit reload timer setting | .248 | block diagram of 16-bit reload timer pin | |
| 16-bit timer register (TMR0/TMR1) | . 245 | block diagram of 8/10-bit A/D converter | |
| 8/10-bit A/D converter interrupt | .422 | block diagram of 8/10-bit A/D converter pin | |
| 8/10-bit A/D converter interrupt and | | block diagram of clock generation block | 84 |
| EI2OS409, | 422 | block diagram of delayed interrupt generator module | 402 |
| 8/10-bit A/D converter pin | .412 | block diagram of DTP/external interrupt circuit | |
| 8/10-bit A/D converter register | .414 | block diagram of DTP/external interrupt circuit | 3/4 |
| 8/16-bit PPG timer block diagram | .266 | circuit pin | 377 |
| 8/16-bit PPG timer register | .269 | block diagram of external reset pin | |
| 8-bit reload register (TMRR0 to TMRR2) | .294 | block diagram of low power consumption | |
| 8-bit timer control register (DTCR0 to DTCR2) \ldots | .292 | control circuit | 96 |
| 8-bit timer, generating PPG output and the GATE | | block diagram of port 0 pin | |
| signal by the | .319 | block diagram of port 1 pin | |
| • | | block diagram of port 2 pin | |
| Α | | block diagram of port 3 pin | |
| A/D control status register 0 (ADCS0) | .417 | block diagram of port 4 pin | |
| A/D conversion data protection function | . 427 | block diagram of port 5 pin | |
| A/D data register (ADCR0/ADCR1) | .420 | block diagram of port 6 pin | |
| access to low power consumption mode control | | block diagram of timebase timer | |
| registor rister | | block diagram of UART | |
| accumulator (A) | 44 | block diagram of UART pin | |
| address field, effective536, | 551 | block diagram of watchdog timer | |
| address match detection function, block | | buffer address pointer (BAP) | |
| diagram of the | .442 | bus mode | |
| address match detection function, | 4.40 | bus mode setting bit | |
| operation of | | | |
| addressing | .535 | С | |
| addressing by indirect specification with 32-bit register | 26 | calculating execution cycle count | 5 40 |
| addressing, direct | | careful development based on above note | |
| addressing, indirect | | characteristic of 1M-bit flash memory | |
| audiessilly, illuliect | . 542 | characteristic of 512K-bit flash memory | |
| В | | chip/sector erase operation execution | |
| | 00 | clear timing of counter value of 16-bit | 400 |
| bank addressing and default space | | free-running timer | 290 |
| bank register (PCB, DTB, USB, SSB, ADB) | | clock | |
| bank register and access space | | clock mode | |
| bank select prefixe (PCB, DTB, ADB, SPB) | 60 | GIOCK ITIOUE | 9၁ |

| clock mode transition 88 | DTP/external interrupt circuit pin | 376 |
|---|---|------|
| clock supply function210, 218 | DTP/interrupt cause register (EIRR) | 379 |
| clock supply map83 | DTP/interrupt enable register (ENIR) | 382 |
| command sequence table462, 491 | | |
| common register bank prefix (CMR)62 | E | |
| communication prescaler control register | E2PROM memory map | 447 |
| (CDCR0/CDCR1)342 | effective address field536, 5 | |
| compare clear register (CPCLR)271 | EI2OS function of 16-bit reload timer | |
| compare control register (Lower) | EI2OS function of 8/10-bit A/D converter | |
| (OCS0, OCS2, OCS4)279 | erasing data (chip erase)474, 4 | |
| compare control register (Upper) | erasing data (sector erase) | |
| (OCS1, OCS3, OCS5)277 | erasing optional data (erasing sectors) in | • |
| compare register (OCCP0 to OCCP5)276 | flash memory | 504 |
| condition code register (CCR) configuration 50 | event count mode2 | |
| configuration of clock selection register | event count mode (external clock mode)2 | |
| (CKSCR) | example of connection for serial programming | |
| configuration of dedicated register | (when power supplied by user) | 514 |
| configuration of extended intelligent I/O service | example of connection for serial programming | |
| (El2OS) descriptor (ISD)143 | (when power supplied from progrmmer)5 | 516 |
| configuration of general-purpose register | example of minimum connection with flash | |
| configuration of interrupt control register (ICR) 124 | microcomputer programmer (when power | |
| connection of oscillator or external clock to microcontroller | supplied by user) | 519 |
| | example of minimum connection with flash | |
| consecutive prefix code | microcomputer programmer (when power | E20 |
| control of DTTI pin input | supplied from programmerr) | |
| control of pulse pin output | exception processing | |
| control register (SCR0/SCR1) | execution cycle count | |
| conversion using EI2OS | execution cycle count, calculating | |
| correspondence between reset cause flag bit 78 | extended intelligent I/O service (EI2OS) | 141 |
| count timing of counter value of 16-bit free-running timer | extended intelligent I/O service (EI2OS) status register (ISCS) | 145 |
| counter operating status249 | external interrupt function | |
| counter operating status | external interrupt function | JJ 1 |
| CPU | F | |
| CPU intermittent operation mode | | |
| CPU operating mode and current consumption 94 | F2MC-16LX instruction list | |
| cycle count, execution548 | feature of MB90560 series | |
| Cycle Count, execution | flag change suppression prefix (NCC) | |
| D | flag set timing | 348 |
| | flash memory (erasing chips), erasing all data in | 503 |
| data counter (DCT) | flash memory control status register | 505 |
| data polling flag (DQ7)494 | (FMCS)459, 4 | 489 |
| data register (TCDT)270 | flash memory secto, restarting erasing of | |
| dedicated register and general-purpose register 41 | flash memory sector, suspending erasing of | |
| delayed interrupt cause/cancel register (DIRR) 403 | flash memory write/erase detailed | 500 |
| delayed interrupt generator module, | explanation on | 470 |
| precautions to follow when using the 405 | flash memory write/erase, detailed | . 3 |
| DIP-64P-M01 package, dimensions of | explanation of | 499 |
| direct addressing | flash memory, erasing sector in5 | |
| direct page register (DPR) | flash memory, setting to the read/reset state5 | |
| DTP/external interrupt circuit function372 | ,, g | |

| flash memory, writing data to | 501 | instruction presentation item and symbol, | |
|--|------------|--|-----|
| flash memory, writing to | 501 | description of | 552 |
| FPT-64P-M06 package, dimensions of | 12 | instruction type | |
| FPT-64P-M09 package, dimensions of | 13 | INT9 interrupt | 448 |
| function of 8/10-bit A/D converter | 408 | internal clock mode | 234 |
| function of port 0 register | 171 | internal clock mode (single-shot mode) | 252 |
| function of port 1 register | 177 | internal peripheral function (resource) | 3 |
| function of port 2 register | 183 | interrupt | 310 |
| function of port 3 register | 188 | interrupt cause and interrupt vector/interrupt | |
| function of port 4 register | 193 | control register | |
| function of port 5 register | 198 | interrupt control register | |
| function of Port 6 register | | interrupt control register (ICR00 to ICR15) | 122 |
| Ğ | | interrupt control register function | |
| G | | interrupt level mask register (ILM) | 53 |
| general-purpose register area and register b | ankpointer | interrupt of DTP/external interrupt circuit and EI2OS | |
| generating non-overlap signal of | | interrupt operation | 115 |
| RT1/RT3/RT5 | 313 | interrupt type and function | 114 |
| generating PPG output and the GATE | | interrupt vector | 116 |
| signal by the 8-bit timer | 319 | interval timer function | 210 |
| generating PPG output and the GATE signal by the real-time output (RT) | 318 | L | |
| Н | | linear addressing and bank addressinglinear addressing by 24-bit operand specifica | |
| hardware interrupt | 127 | list of registers of the address match | |
| hardware interrupt activation | | detection function | 443 |
| hardware interrupt disable | | low power consumption mode control registe | |
| hardware interrupt operation | | (LPMCR) | |
| hardware interrupt processing time | | | |
| hardware interrupt structure | | M | |
| hardware sequence flag | | machine clock | 89 |
| how to specify address | | main clock mode and PLL clock mode | |
| now to specify address | | master-slave communication function | 366 |
| I | | memory map | |
| 1/0 area | 20 | memory space | |
| I/O area | | method of specifying sector | |
| I/O circuit type | | mode control register (SMR0/SMR1) | |
| I/O map | | mode data fetch | |
| I/O port function | | mode data register | |
| I/O register address pointer (IOA) | | mode pin | |
| indirect addressing | | mode pin (MD2 to MD0) | |
| initial state | | mode setting | |
| input capture control register01 (ICS01) | | multibyte data access | |
| input capture control register23 (ICS23) | | multifunctional timer configuration | |
| input capture input timing | | multiple interrupt | |
| input capture register | | | |
| input capture register (IPCP0 to IPCP3) | | N | |
| input data register (SIDR0/SIDR1) | | noise cancel function for DTTI pin | 224 |
| instruction map, structure of | 569 | note about reset cause bit | |
| | | 4554. 1556. 64456 51 | 1 3 |

| note on handling device22 | P | |
|--|---|------|
| note on specifying two or more sectors475 | pin after mode data being read | 80 |
| note on using "DIV A, Ri" or "DIVW A, Rwi" | pin assignment of DIP-64P-M01 | |
| instruction66 | pin assignment of FPT-64P-M06 | |
| note on using UART369 | pin assignment of FPT-64P-M09 | |
| note on writing data472 | pin function | |
| | port 0 configuration | |
| 0 | port 0 pin | |
| operating mode160 | port 0 register | |
| operating status during standby mode102 | port 1 configuration | |
| operation flow of extended intelligent I/O service | port 1 pin | |
| (EI2OS)148 | port 1 register | |
| operation in asynchronous mode358 | port 2 configuration | |
| operation in continuous conversion mode 424 | port 2 pin | |
| operation in internal clock mode (reload mode) 250 | port 2 register | |
| operation in single conversion mode 1423 | port 3 configuration | |
| operation in single conversion mode 2 423 | port 3 pin | |
| operation in stop conversion mode424 | port 3 register | |
| operation in synchronous mode | port 4 configuration | |
| (operation mode 2) | port 4 pin | |
| operation mode | port 4 register | |
| operation of 16-bit free-running timer | port 5 configuration | |
| operation of 8/16-bit PPG timer | port 5 pin | |
| operation of DTP function | port 5 register | |
| operation of DTP/external interrupt circuit 389 | port 6 configuration | |
| operation of extended intelligent I/O service | port 6 pin | |
| (EI2OS) | port 6 register | |
| operation of input capture | PPG clock control register | |
| operation of interval timer function (timebase timer)217 | (PCS01, PCS23, PCS45) | .290 |
| operation of multifunctional timer | PPG control register (Lower) | |
| operation of output compare | (PPGC0, PPGC2, PPGC4) | .288 |
| operation of port 0173 | PPG control register (Upper) | |
| | (PPGC1, PPGC3, PPGC5) | 286 |
| operation of port 1179 operation of port 2184 | PPG operation | 307 |
| operation of port 3 | PPG reload register (Lower) | |
| operation of port 4 | (PRLL0 to PRLL5) | .291 |
| operation of port 5 | PPG reload register (Upper) | 004 |
| operation of port 6 | (PRLH0 to PRLH5) | 291 |
| operation of the delayed interrupt fenerator | PPG Timer (PPG1, PPG3, PPG5), generating non-Overlap waveforms of | 316 |
| module404 | prefix code | |
| operation of UART | prefix code and interrupt suppression instruction. | |
| oscillation stabilization wait interval90, 112 | procedure for using extended intelligent | 04 |
| oscillation stabilization wait interval timer | I/O service (EI2OS) | 149 |
| function217 | procedure for using hardware interrupt | |
| output compare register268 | procedure of erasing sector | |
| output compare timing302 | procedure of writing data to flash memory | |
| output data register (SODR0/SODR1)341 | processing for interrupt operation | |
| overview of reset operation75 | processing specification of sample program for | |
| · | extended intelligent I/O service (EI2OS) | .157 |

| processing time (one transfer time) of extended | sample program for DTP function |
|--|--|
| intelligent I/O service (EI2OS)150 | sample program for external interrupt function 396 |
| processor status (PS) configuration49 | sample program for single conversion mode |
| product lineup5 | using El2OS43 ² |
| program address detection control status register (PACSR)445 | sample program for stop conversion mode using El2OS437 |
| program address detection register | sample program for timebase timer22 |
| (PADR0/PADR1)444 | sample program for watchdog timer |
| program counter (PC)54 | sample program in internal clock mode 257 |
| programming example using 512K-bit | sample programs for interrupt processing 156 |
| flash memory479 | sector configuration 458, 488 |
| 5 | sector erase operation execution469 |
| R | sector erase suspend execution 466, 467 |
| RAM area31 | sector erase timer flag (DQ3)498 |
| real-time I/O unit block diagram265 | selection of count clock309 |
| real-time output (RT), generating PPG output | selection of PLL clock multiplier 88 |
| and the GATE signal by the318 | setting DTP/external interrupt circuit |
| reception interrupt generation and flag | setting write/reset status47 |
| set timing346 | software interrupt activation139 |
| register bank58 | software interrupt operation140 |
| register bank pointer (RP)52 | software pull-up resistor110 |
| register for I/O port168 | stack area155 |
| register on flash memory457, 487 | stack operation at start of interrupt processing 154 |
| relationship between mode pin and mode data163 | stack operation on return from interrupt |
| relationship between reload value and | processing 154 |
| pulse width308 | stack selection47 |
| release of sleep mode103 | standard configuration for Fujitsu standard |
| release of standby mode by an interrupt111 | serial on-board programming510 |
| release of stop mode107 | standby mode95 |
| release of stop mode by an external interrupt111 | standby mode, priority of100 |
| release of timebase timer mode105 | status change diagram109 |
| reload register write timing311 | status of pin during reset80 |
| request level setting register (ELVR)385 | status of pin in single-chip mode110 |
| reset cause70, 78 | status register (SSR0/SSR1) |
| reset cause and oscillation stabilization wait | storage of multibyte data in RAM39 |
| interval72 | storage of multibyte data in stack40 |
| reset cause bit | storage of multibyte operand39 |
| reset state | structure of instruction map569 |
| restarting sector erase478, 486 | suspending sector erase477 |
| returning from hardware interrupt130 | switching to sleep mode103 |
| returning from software interrupt139 | switching to standby mode and interrupt11 |
| ROM area31 | switching to stop mode107 |
| ROM mirroring function selection module, block | switching to timebase timer mode |
| diagram of the | system configuration447 |
| RUN mode160 | system stack pointer (SSP)48 |
| S | |
| | Т |
| sample I/O port program207 | timebase timer control register (TBTC)214 |
| sample program for continuous conversion mode | timebase timer interrupt |
| using EI2OS434 | |

| timebase timer interrupt and EI2OS216 | UART register331 |
|---|---|
| timebase timer operation status219 | upper bit of A/D control status register 1 |
| timebase timer usage note220 | (ADCS1)415 |
| timer control status register (Lower) (TCCS) 274 | usage note on 16-bit reload timer256 |
| timer control status register (TCCS)272 | usage note on 8/10-bit A/D converter430 |
| timer control status register, high part (TMCSR0/ | usage note on DTP/external interrupt circuit394 |
| TMCSR1: H)241 | usage note on watchdog timer231 |
| timer control status register, low part (TMCSR0/ | user stack pointer (USP)48 |
| TMCSR1: L)243 | |
| timing limit exceeded flag (DQ5)497 | W |
| toggle bit flag (DQ6)496 | watchdog timer control register (WDTC)227 |
| transmission interrupt output and flag | watchdog timer function224 |
| set timing348 | watchdog timer operation229 |
| type of instruction534 | waveform control register (SIGCR)295 |
| | waveform generator312 |
| U | waveform generator block diagram267 |
| UART baud rate selection349 | waveform generator register269 |
| UART EI2OS function345 | write operation execution465 |
| UART function324 | write operation or chip/sector erase operation |
| UART interrupt344 | execution |
| UART interrupt and EI2OS325, 345 | writing data472 |
| UART pin329 | writing to/erasing lash memory456, 486 |

CM44-10107-4E

FUJITSU SEMICONDUCTOR •CONTORLLER MANUAL

F²MC-16LX 16-BIT MICROCONTROLLER MB90560/565 Series HARDWARE MANUAL

May 2001 the fourth edition

Published FUJITSU LIMITED Electronic Devices

Edited Technical Information Dept.

FUJITSU

